



product data book supplement

BURR-BROWN®

MODEL INDEX

Model	Page	Model	Page	Model	Page	Model	Page	Model	Page
ADC10HT	5-3	ISO100	3-6	OPA11HT	1-9	SHC298AM	7-11	3430	1-94
ADC60		LOG100	4-14	OPA21		SHC803	7-17		1-94
ADC71			15-1	OPA27		SHC804			3-19
ADC72			(II 15-2	OPA27 DIE		SHC5320			3-19
ADC73			8-3	OPA37		SHM60			3-19
ADC76			8-3	OPA37 DIE		SPV100			3-19
ADC80			8-11	OPA100		ST4603			3-13
ADC80H			8-23	OPA101		ST4703			1-96
ADC82			8-35	OPA102		TM25			1-100
ADC84			8-43	OPA103		TM27			11-132
ADC85			14-4	OPA104		TM70			1-105
ADC87/MIL			14-4	OPA105/MIL .		TM71			1-103
ADC100			14-6	OPA106/MIL .		TM71B			1-109
ADC574			14-8	OPA111		TM71I/O		I	
									1-117
ADC674			14-8	OPA111 DIE		TM71MS			11-143
ADC731			14-10	OPA121		TM76		1	1-123
ADC803			14-12	OPA156		TM77			1-123
ADC804			14-12	OPA356		ТМ77В			1-129
DAC10HT			14-13	OPA201		TM77I/O			1-133
DAC60			62	OPA501		TM77MS			1-137
DAC63			14-14	OPA511		TM200			1-143
DAC70		MP1216	14-16	OPA512		TMC900	13-8		1-147
DAC71			14-19	OPA600/MIL .		UAF11	4-44		1-151
DAC72			14-21	OPA605	1-77	UAF21	4-44	3553	1-155
DAC73			14-23	OPA606	111	UAF31	4-52	3554	1-159
DAC74			14-24	OPA2111		UAF41	4-60	3571	1-167
DAC80	6-77	MP6304	14-25	OPA2111 DIE.	250	VFC32	10-3	3572	1-167
DAC82	6-87	MP6305	14-26	OPA8780/MIL	11-110	VFC32 DIE	252	3573	1-173
DAC85	6-94	MP6309	14-27	OPA8785/883B	129	VFC32/MIL	11-120	3580	1-177
DAC87/MIL	11-24	MP6311	14-28	PC4311	144	VFC42	10-11	3581	1-177
DAC87-CBI-I	11-36	MP6394	14-30	PCI-3000	16-1	VFC52	10-11	3582	1-177
DAC90	6-102	MP6421	14-32	PCI-3002	146	VFC62	10-17	3583	1-181
DAC700	6-107	MP7104	14-33	PCI-3003	146	VFC100	199	3584	1-185
DAC701		MP7218	14-37	PCI-3940	148	VFC320	10-25		2-52
DAC702	6-107	MP7408	14-39	PCI-4304	149	XTR100	2-40	3626	
DAC703			14-41	PCI-20000	151	XTR110		3627	
DAC705			14-43	PCM51		XTR110 DIE		3629	
DAC706	35		14-45	PCM52		100MS			2-74
DAC707	35		14-49	PCM53		546		3650	
DAC708			14-51	PCM75		550		3652	
DAC709			P 14-55	PGA100		551		3656	
DAC710			E 14-57	PGA102		552		4023/25	
DAC711			14-58	PGA200		553		4085	
DAC736			14-60	PGA201		554		4115/04	
DAC800			14-69	POWER PLUS		556		4127	
DAC811			64	PSB100		558		4203	
DAC811DIE			9-3	PWR70		560		4204	
DAC812			9-10	PWR 71		561		4205	
DAC850			9-3	PWR 74		562		4206	,
DAC851			9-10	REF10		700		4213	
DAC870/MIL				REF101		710			
DAC7700 DIE			9-17 9-24	SCADAR MN20		722		4213/MIL	
DAC7700 DIE			14-72	SCADAR MN20		724		4214	
								4301	
DIV100			67	SCADAR MN20		3271/25		4302	
INA101			69	SDM853		3291		4340	
INA101 DIE			71	SDM854		3292		4341	
INA101HP			73	SDM856		3293		4423	
INA102			75	SDM857		3329/03		4804	6-174
INA102 DIE			14-84	SDM858		3354			
INA104	2-15		77	SHC80		3355			
INA258/MIL	11-61 J	MPY100	4-22	SHC85	7-7	3356	1-86	l	



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SUPPLEMENT TO PRODUCT DATA BOOK

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

INTRODUCTION

This supplement to the Burr-Brown Product Data Book contains product data sheets on new products that have been developed and introduced since the Data Book was published. Product lines such as Operational, Instrumentation, and Isolation Amplifiers, Analog-to-Digital and Digital-to-Analog Converters, Sample/Hold Amplifiers, Voltage-to-Frequency Converters, Military Products, Modular Power Supplies, Data Entry and Display Terminals, Microcomputer I/O Systems, Data Acquisition and Control Systems, and Personal Computer Instrumentation.

The Model Index list on the inside of the front cover refers to models and page numbers in both the Product Data Book and this supplement. Products in this supplement are set in bold type.

A Selection Guide on page iii contains a summary of performance characteristics of all products in both the Product Data Book and this supplement.

A complete list of all Burr-Brown offices and sales representatives can be found on the inside of the back cover. If you have questions on any of our products please contact the nearest Burr-Brown office or sales representative.

SELECTION GUIDE

DATA ENTRY AND DISPLAY TERMINALS

MICROTERMINAL

If your system's data entry/control/display requirements are sophisticated, but limited in volume, you don't need to buy big, expensive and fragile CRTs or printing terminals to do the job efficiently.

"Microterminal" is uniquely flexible in application versatility and is designed expressly to fill the human interface demands of widely dispersed control and communications networks—in machine and process control, energy management systems, inventory control and factory floor data collection and information processing systems. Microterminal, because of its interface flexibility, appearance, size, durability and easy installation, functions equally well as consoles and control centers for instruments and small systems. It also performs as I/O terminals in diagnostic applications.

Tough, water-resistant front panel protects LED displays and indicators as well as keyboard. Tactile feedback confirms operator entry. Buffered data features reduce on-line input/output time with the CPU and improve accuracy of operator inputs. And, because of its design simplicity, the Microterminal concept doesn't require special operator skills or training. Depressing a single function key initiates

Microterminal offers very compact design and simple mounting on any flat surface, making it quickly adaptable to new or existing applications. It measures only $216\text{mm} \times 114\text{mm} \times 15\text{mm} (8.5^{\circ} \times 4.5^{\circ} \times 0.6^{\circ})$. When ordered in OEM quantities the front panel can contain your corporate or system logo.

complex preprogrammed action by the CPU. These functions are

defined in your CPU's software.

Products in this Supplement are indicated by a • next to model numbers; others are in the Product Data Book.

							MICRO	TERM	IINAL	S							
Description	Model Marie	osol doso	Numit Poon	Ciera So Chair	Teypar,	Dala T.	Communication of the contraction	Mulling Stions	Capacity Cult	Baug C	**************************************	Sindi le lo co	Sinding of Jags	Cult Frank	Bione Source	8-Bit Port	\delta \d
Low Cost	TM25- 300-XX	Hex	8	8	Hex & Num	Block	RS-232 & C/L	8	7	300	No	No	No	No	No	15VDC	13-5
	TM27	Hex	8	8	Hex	(5)	RS-232 or RS-422	63	6	300 to 4800 ⁽⁶⁾	3	5	No	No	No	8-12VDC voltage regulator	13-5
General	TM70	A/N	12	36	A/N	Echo	RS-232 & C/L	15	8	300 & 1200	No	2	No	No	No	5VDC	13-4
	TM76	A/N	12	36	Num ⁽⁷⁾	Echo	RS-232 & C/L	15	8	300 & 1200	No	2	No	No	No	5VDC	13-4
	TM71	A/N	16	80 + 80	A/N	Block	RS-232 & C/L or RS-422	15	14	110 to 19,200	No	2	Yes	No	No	5VDC	13-2
	TM77	A/N	16	80 + 80	Num	Block	same as TM71	15	14	110 to 19,200	No	2	Yes	No	No	5VDC	13-2
Digital I/O	TM71- I/O	A/N	16	80 + 80	A/N	Block	same as TM71	15	14	110 to 19,200	No ⁽⁸⁾	2 ⁽⁸⁾	Yes	Yes	Yes	5VDC	13-3
	TM77- I/O	A/N	16	80 + 80	Num	Block	same as TM71	15	14	110 to 19,200	No ⁽⁸⁾	2 ⁽⁸⁾	Yes	Yes	Yes	5VDC	13-3
MIL Spec	TM71M	A/N	16	80 + 80	A/N	Block	RS-232	NA	14	110 to 9600	No	2	No	No	No	5VDC	13-3
Bar Code Reader	TM71B -XX	A/N	16	80 + 80	A/N	Block	RS-232 or C/L or RS-422	63	16	110 to 19,200	No	2	No	No	Yes	5VDC or 20-30VDC + 15-28VAC	13-3
(9) (10) (11)	TM77B -XX	A/N	16	80 + 80	Num	Block	same as TM71B	63	16	110 to 19,200	No	2	No	No	Yes	same as TM71B	13-3
	• TM200	A/N	40	80 + 80	Num	Block	same as TM71B	63	16	110 to 19,200	No	10	Yes	Yes	No ⁽¹²⁾	5VDC	192
Mag Stripe	TM71MS -XX	A/N	16	80 + 80	A/N	Block	same as TM71B	63	16	110 to 19,200	No	2	No	No	Yes	same as TM71B	13-3
Reader	TM77MS -XX	A/N	16	80 + 80	Num	Block	same as TM71B	63	16	110 to 19,200	No	2	No	No	Yes	same as TM71B	13-3

NOTES: (1) A/N = alphanumeric, Hex = hexadecimal, Num = numeric. (2) In echo mode each character is sent upon key press. In block mode the entire line is sent when Enter key is pressed; no echo is needed. (3) C/L = current loop with optical isolation. For TM71, 77, 71-I/O, and 77-I/O and 77-I/O and TM27, if or RS-232 and C/L. (4) On all but TM25, the function keys can be programmed. (5) TM27 with RS-422 interface operates in polled mode only. Add "-12" for RS-232 interface that operates in nonpolled mode. (6) 300, 1200, 2400, 4800. (7) TM71K and TM77K models have full-travel keyswitch-type keyboards. (8) TM71-I/O and TM77-I/O have 8-bit I/O ports. (9) Re: two-digit suffix "-xx". The first digit designates communications interface: 1 = RS-232, 2 = RS-422, 3 = C/L. The second digit is for power supply: 1 = 5VDC, 2 = 20-30VDC or 15-28VAC. (10) Bar code readers include industrial bar code wand. Five major symbologies are switch-selectable. (11) Optional with TM200. (12) Centronics printer port. (13) Magnetic stripe readers include slot type and reader. ABA Track 2 code.

DATA CONVERSION DATA ACQUISITION

Designing, assembling and testing high performance data converters and data acquisition systems—including models that have become industry standards—allows us to offer you complete, practical, easily applied solutions to difficult problems.

We have established a full line of interrelated digital and analog products whose functions are complementary and thereby give you one-stop shopping—Burr-Brown! We simplify your design task by applying powerful analog and digital expertise—employing high level integration to create complete products that don't require extensive external components. Our application of microcomputer technology and compatibility makes it much easier for you to interface our products. Even engineers with limited analog experience

Products in this Supplement are indicated by a ● next to model numbers; others are in the Product Data Book.

design-in these versatile circuits with confidence.

ANALOG-TO-DIGITAL CONVERTERS

These designs will meet your most demanding applications. We employ monolithic technology to support the high performance offered. The successive-approximation design approach produces ADC's that give 12-bit conversion in as low as 1.5µsec, and low cost 12-bit designs with microprocessor interface that convert in 15µsec. High resolution 16-bit converters in small DIL packages give conversions to 0.003% accuracy in 15µsec at a very reasonable price. Harsh temperature environments can be handled as well with 12-bit converters that operate to $\pm 200^{\circ}$ C.

				ANALOG	-TO-DIGITA	AL CONVERTERS				
Description	Model ⁽¹⁾	Resolu- tion (Bits)	Conver- sion Time, max (µsec)	Linearity Error, max (% of FSR)	Gain Drift, max (ppm/°C)	Zero Drift, max (ppm FSR/°C)	Input Ranges (V)	Temp Range ⁽²⁾	Package	Page
Micro- Processor Interface, Low Cost,	ADC574AJH ADC574AKH ADC574ASH ADC574ATH	12 12 12 12	25 25 25 25 25	±0.024 ±0.012 ±0.024 ±0.012	±45 ⁽³⁾ ±25 ⁽³⁾ ±50 ⁽³⁾ ±25 ⁽³⁾	±10U, ±10B ⁽⁴⁾ ±5U, ±5B ⁽⁴⁾ ±5U, ±10B ⁽⁴⁾ ±2.5U, ±5B ⁽⁴⁾	£5, ±10, +10, +20	Com Com MIL MIL	24-pin DIP Hermetic Ceramic	9 9 9 9
Compatible	ADC674AJH ADC674AKH ADC674ASH ADC674ATH	12 12 12 12	15 15 15 15	±0.024 ±0.012 ±0.024 ±0.012	±45 ⁽³⁾ ±25 ⁽³⁾ ±50 ⁽³⁾ ±25 ⁽⁹⁾	±10U, ±10B ⁽⁴⁾ ±5U, ±5B ⁽⁴⁾ ±5U, ±10B ⁽⁴⁾ ±2.5U, ±5B ⁽⁴⁾	£5, ±10, +10, +20	Com Com MIL MIL	24-pin DIP Hermetic Ceramic	18 18 18 18
Low Cost, ADC80 Compatible	●ADC80H-AH-12, (Q)	12	26	±0.012	±30	±3U typ, ±15B ⁽⁶⁾	±2.5, ±5, ±10, +5, +10	Ind	32-pin DIP Hermetic Ceramic	1
Standard ADC80	ADC80AG-10 ADC80AG-12	12 12	21 25	±0.048 ±0.012	±30 ±30	±3U typ, ±15B ⁽⁵⁾ ±3U typ, ±15B ⁽⁵⁾	£2.5, ±5, ±10, +5, +10	Ind Ind	32-pin DIP Ceramic	5-54 5-54
High Speed Standard	ADC82AG ADC82AM, (Q)	8	2.8	±0.2 ±0.2	±40 ±40	±20U typ, ±35B ⁽⁵⁾ ±20U typ, ±35B ⁽⁵⁾	±2.5, ±5, ±10, +5, +10, +20 ±2.5, ±5, ±10, +5, +10, +20	Ind Ind	24-pin DIP Ceramic 24-pin DIP Hermetic Metal	5-62 5-62
	ADC84KG-10 ADC84KG-12	12 12	6 10	±0.048 ±0.012	±40 ±30	±3U, ±15B typ ⁽⁵⁾ ±3U, ±15B typ ⁽⁵⁾	{ ±2.5, ±5, ±10, +5, +10	Com Com	32-pin DIP Ceramic	5-70 5-70
High Speed, Low Drift Standard	ADC85C-12, (Q) ADC85-10 ADC85-12, (Q)	12 10 12	10 6 10	±0.012 ±0.048 ±0.012	±25 ±20 ±15	±3U, ±12B typ ⁽⁵⁾ ±3U, ±10B typ ⁽⁵⁾ ±3U, ±7B typ ⁽⁵⁾	£2.5, ±5, ±10, +5, +10	Com Ind Ind	32-pin DIP Hermetic Metal	5-70 5-70 5-70
Very High Speed	ADC803BM, (Q) ADC803CM, (Q) ADC803SM, (Q)	12 12 12	1.5 1.5 1.5	±0.020 ±0.012 ±0.012	±30 ±30 ±30	±7U, ±10B ⁽⁵⁾ ±7U, ±10B ⁽⁵⁾ ±7U, ±10B ⁽⁵⁾	±5, ±10, -10 ±5, ±10, -10 ±5, ±10, -10	Ind Ind MIL	32-pin DIP Hermetic Metal	5-86 5-86 5-86
Serial Output Small Package	● ADC804BH, (Q) ● ADC804SH, (Q)	12 12	17 17	±0.012	±30 ±30	±3U typ, ±15B ⁽⁵⁾ ±3U typ, ±15B ⁽⁵⁾	±2.5, ±5, ±10, +5, +10 ±2.5, ±5, ±10, +5, +10	Ind Ind	32-pin DIP Hermetic Ceramic	27 27
High Resolution,	ADC73J ADC73K	16 16	170 170	±0.0015 ±0.00075	±10 ±10	±2U, ±5B ⁽⁵⁾ ±2U, ±5B ⁽⁵⁾	{ ±5, ±10, +10, +20	Com Com	Module Module	5-35 5-35
High Accuracy	ADC731J ADC731K	16 16	170 170	±0.0015 ±0.00075	±10 ±10	±2U, ±5B ⁽⁵⁾ ±2U, ±5B ⁽⁵⁾	{ ±5, ±10, +10, +20	Com Com	Module Module	5-35 5-35
High Resolution,	ADC71JG ADC71KG	16 16	50 50	±0.006 ±0.003	±15 ±15	±4U, ±10B ⁽⁵⁾ ±4U, ±10B ⁽⁵⁾	{ ±2.5, ±5, ±10, +5, +10, +20	Com Com	32-pin DIP Geramic	5-19 5-19
Industry Standard Pinout	ADC72AM ADC72BM ADC72JM ADC72KM	16 16 16 16	50 50 50 50	±0.006 ±0.003 ±0.006 ±0.003	±15 ±15 ±20 ±20	±2U, ±10B ⁽⁵⁾ ±2U, ±10B ⁽⁵⁾ ±4U, ±10B ⁽⁵⁾ ±4U, ±10B ⁽⁵⁾	\$\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Ind Ind Com Com	32-pin DIP Hermetic Metal	5-27 5-27 5-27 5-27
	ADC76JG ADC76KG	16 16	15 15	±0.006 ±0.003	±15 ±15	±4U, ±10B ⁽⁵⁾ ±4U, ±10B ⁽⁵⁾	±2.5, ±5, ±10 ±2.5, ±5, ±10	Com Com	32-pin DIP Ceramic	5-46 5-46
High Speed	ADC60-12	.12	3.5	±0.0244	±15 ¹⁶⁾		\$\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Com	Module	5-13
Very-Wide Temperature Range	ADC10HT ADC10HT-1	12 12	50 50	±0.012 ±0.048	±35 ±100	±2U, ±35B typ ⁽⁵⁾ ±10U, ±100B typ ⁽⁵⁾	±5, ±10 ±5, ±10	-55°C to +200°C	28-pin Hermetic Ceramic	5-3 5-3

NOTES: (1) "O" indicates product available with screening for enhanced reliability. See High Reliability Screening, page xxi. (2) Com = 0 to +70°C. Ind = -25°C to +85°C. MIL = -55°C to +125°C. (3) Full Scale Drift. (4) U = Unipolar Zero Drift, B = Bujaiar Offset Drift, F = Bujaiar Offset Drift, B = Bujaiar Offset Drift, B = Sport Offset, B = Spor

PCM ANALOG-TO-DIGITAL CONVERTERS FOR AUDIO												
Description	Model	Resolution (Bits)	Total Harmonic Distortion (max)	Conversion Time (max)	Input Range (V)	Temp Range ⁽¹⁾	Dynamic Range	Page				
PCM Audio A/D Converter ⁽³⁾	PCM75KG PCM75JG	16 14 ⁽⁴⁾	0.02% at -15dB 0.05% at -15dB	17µsec ⁽²⁾ 15µsec ⁽²⁾	±2.5, ±5, ±10 ±2.5, ±5, ±10	Com Com	90dB 90dB	5-98 5-98				

NOTES: (1) Com = 0 to +70°C. (2) Can be reduced to 8µsec. (3) Internal 16-bit DAC available to user. (4) Can be operated at 16 bits.

DIGITAL-TO-ANALOG CONVERTERS

Our DAC80 is a standard in 12-bit performance. DAC800—a monolithic IC—continues this proven product offering the same pinout, functions and improved performance at a lower price. DAC811, a complete 12-bit D/A, provides microprocessor interface.

16-bit designs from Burr-Brown have also set industry standards: DAC71 is the industry standard low-cost 16-bit D/A; DAC701 and

DAC703 are complete 16-bit monolithics with op amps and voltage reference on the chip. DAC705 through DAC709 provide several microprocessor interface options including serial data for 16-bit D/A converters

ECL-compatible DAC63 employs new technology and higher levels of integration to achieve 40nsec (typ to ± 0.012) settling time and excellent temperature and time stability at low cost.

		9 11 22		DIGITAL-TO	-ANALOG CO	NVERTERS				
Description	Model ⁽¹⁾	Resolu- tion (Bits)	Linearity Error, max (% of FSR)	Gain Drift, max ⁽²⁾ (ppm/°C)	Zero Drift, max (ppm FSR/°C)	Output Ranges	Settling Time max ⁽³⁾	Temp Range	Package	Page
High	DAC700KH	16	±0.003	±25	±5	0 to -1mA	1µsec	Com	4 24-pin DIP	6-107
Resolution	DAC700BH, (/QM)	16	±0.003	±15	±3	0 to -1mA	1µsec	Ind	Hermetic	6-107
Monolithic	DAC700SH, (/QM)	16	±0.003	±15	±3	0 to -1mA	1µsec	MiL	Ceramic	6-107
ndustry	DAC700BL, (/QM)	16	±0.003	±15	±3	0 to -1mA	1µsec	Ind	28-term. LCC	6-107
Standard DAC 70,	DAC700SL, (/QM)	16	±0.003	±15	±3	0 to -1mA	1µsec	MIL	Hermetic, Ceramic	6-107
71, 72 Compatible	DAC701KH	16	±0.003	±25	±5	0 to +10V 0 to +10V	8µsec	Com	24-pin DIP	6-107
	DAC701BH, (/QM)	16	±0.003	±15	±3		8µsec	Ind	Hermetic	6-107
	DAC701SH, (/QM)	16 16	±0.003 +0.003	±15	±3 +3	0 to +10V 0 to +10V	8µsec	MIL	Ceramic 4 28-term, LCC	6-107
	DAC701BL, (/QM) DAC701SL, (/QM)	16	±0.003	±15 ±15	±3	0 to +10V	8µsec	MIL	Hermetic	6-107 6-107
	DAC702JP	16	±0.006	±30	±15	±1mA	350nsec, typ	Com	Ceramic 1 24-pin DIP	6-107
	DAC702KP★	16	±0.003	±25	±12	±1mA	1µsec	Com	Plastic	6-107
	DAC702KH	16	±0.003	±25	±12	±1mA	1µsec	Com	24-pin DIP	6-107
	DAC702BH, (/QM)	16	±0.003	±15	±10	±1mA	1µsec	Ind	Hermetic	6-107
	DAC702SH, (/QM)	16	±0.003	±15	±10	±1mA	1µsec	MIL	Ceramic	6-107
	DAC702BL, (/QM)	16	±0.003	±15	±10	±1mA	1µsec	ind	28-term. LCC	6-107
	DAC702SL, (/QM)	16	±0.003	±15	±10	±1mA	1µsec	MIL	Hermetic, Ceramic	6-107
	DAC703JP	16	±0.006	±30	±15	±10V	4µsec, typ	Com	24-pin DIP	6-107
	DAC703KP* DAC703KH	16 16	±0.003 ±0.003	±25 ±25	±12 ±12	±10V ±10V	8µsec 8µsec	Com	Plastic 24-pin DIP	6-107 6-107
								Com		
	DAC703BH, (/QM)	16	±0.003	±15	±10	±10V	8µsec	Ind	Hermetic	6-107
	DAC703SH, (/QM) DAC703BL, (/QM)	16 16	±0.003 ±0.003	±15	±10 ±10	±10V ±10V	8µsec 8µsec	MIL	Ceramic	6-107 6-107
	DAC7038L, (/QM)	16	±0.003 ±0.003	±15 ±15	±10 ±10	±10V ±10V	8µsec	Ind MIL	Hermetic, Ceramic	6-107 6-107
High	●DAC705KH	16	±0.003	±25	±12	±5V	8µsec	Com	28-pin DIP	35
Resolution	●DAC705BH, (/QM)	16	±0.003	±15	±10	±5V	8µsec	Ind	Hermetic	35
Micro-	●DAC705SH, (/QM)	16	±0.003	±15	±10	±5V	8µsec	MIL	Ceramic	35
Processor Interface,	●DAC706KH	16	±0.003	±25	±12	±1mA	350nsec, typ	Com	28-pin DIP	35
16-bit port	●DAC706BH, (/QM)	16	±0.003	±15	±10	±1mA	350nsec, typ	Ind	Hermetic	35
.o bit port	●DAC706SH, (/QM)	16	±0.003	±15	±10	±1mA	350nsec, typ	MIL	Ceramic	35
	●DAC707KH	16	±0.003	±25	±12	±10V	8µsec	Com	28-pin DIP	35
	●DAC707BH, (/QM)	16	±0.003	±15	±10	±10V	8µsec	Ind	Hermetic	35
1000	●DAC707SH, (/QM)	16	±0.003	±15	±10	±10V	8µsec	MIL	Ceramic	35
High	●DAC708KH	16	±0.003	±25	±5U, ±12B ⁽⁵⁾	±1, -2mA	350nsec, typ	Com	24-pin DIP	35
Resolution	●DAC708BH, (/QM)	16	±0.003	±15	±3U, ±10B ⁽⁵⁾	±1, −2mA	350nsec, typ	Ind	Hermetic	35
Micro-	●DAC708SH, (/QM)	16	±0.003	±15	±3U, ±10B ⁽⁵⁾	±1, -2mA	350nsec, typ	MIL	Ceramic.	35
Processor	●DAC709KH	16	±0.003	±25	±5U, ±128 ⁽⁵⁾	£5, ±10,	8µsec	Com	24-pin DIP	35
Interface, 8-bit Port	●DAC709BH. (/QM)	16	±0.003	±15	±3U, ±10B ⁽⁵⁾	+10V	8µsec	Ind	Hermetic	35
	●DAC709SH, (/QM)	16	±0.003	±15	±3U, ±10B ⁽⁵⁾		8µsec	MIL	Ceramic	35
Motor Control Monolithic	●DAC710KH ●DAC711KH	16 16	±0.0015 DLE around BP Zero	±50 ±50		±1mA ±10V	350nsec, typ 8µsec	Com Com	24-pin DIP Hermetic Ceramic	45 45
12-Bit	DAC800P-CBI-I	12	±0.012	±30	±3U, ±15B ⁽⁶⁾	±1, -2mA	300nsec, typ	Com	24-pin DIP	6-126
Monolithic, Low Cost,	DAC800P-CBI-V	12	±0.012	±30	±3U, ±15B ⁽⁶⁾	±2.5, ±5, ±10, +5, +10V	5µsec	Com	Plastic	6-126
Industry Standard Pinout	DAC800-CBI-V	12	±0.012 ±0.012	±30 ±30	±3U, ±15B ⁽⁶⁾ ±3U, ±15B ⁽⁶⁾	±1, -2mA ±2.5, ±5, ±10, +5, +10V	300nsec, typ 5µsec	Com Com	24-pin DIP Hermetic Ceramic	6-126 6-126
	DAC850-CBI-I, (/QM)	12	±0.012	±20	±3U, ±10B ⁽⁶⁾	±1, -2mA	300nsec, typ	Ind	24-pin DIP	6-147
	DAC850-CBI-V. (/QM)	12	±0.012	±20	±3U, ±10B ⁽⁶⁾	1 ±2.5, ±5, ±10,	5µsec	Ind	Hermetic	6-147
	↓ The state of the state o	1		1.0		+5, +10V	1000		Ceramic	
	DAC850BL-I, (/QM)	12	±0.012	±20	±3U, ±10B ⁽⁶⁾	±1, -2mA	300nsec, typ	Ind	28-term. LCC	6-147
	DAC850BL-V, (/QM)	12	±0.012	±20	±3U, ±10B ⁽⁶⁾	±2.5, ±5, ±10, +5, +10V	5µsec	Ind	Hermetic Ceramic	6-147
	DAC851-CBI-I, (/QM)	12	±0.012	±25	±3U, ±15B ¹⁶⁾	±1, -2mA	300nsec, typ	MIL	24-pin DIP	6-147
	DAC851-CBI-V, (/QM)	12	±0.012	±25	±3U, ±15B ¹⁶	\$ ±2.5, ±5, ±10,	5µsec	MIL	Hermetic	6-147
		1				+5, +10V	1		Ceramic	Service of
	DAC851SL-I. (/QM)	12	±0.012	±25	±3U, ±15B ⁽⁶⁾	±1,2mA	300nsec, typ	MIL	28-term LCC	6-147
	DAC851SL-V, (/QM)	12	±0.012	±25	±3U, ±15B ⁽⁶⁾	£2.5, ±5, ±10, +5, +10V	5µsec	MIL	Hermetic Ceramic	6-147
12-Bit	DAC811JP★	12	±0.012	±30	±10U, ±10B ^(b)	±5, ±10, +10	4µsec	Com	28-pin DIP	6-133
Monolithic	DAC811KP	12	±0.006	±20	±7U, ±7B ⁽⁵⁾	±5, ±10, +10	4µsec	Com	Plastic	6-133
Micro-	DAC811AH, (/QM)	12.	±0.012	±30	±10U, ±10B ^{r51}	±5, ±10, +10	4µsec	Ind	28-pin DIP	6-133
Processor	DAC811BH, (/QM)	12	±0.006	±20	±7U, ±7B ⁽⁵⁾	±5, ±10, +10	4μsec	Ind	Hermetic	6-133
Interface,	DAC811RH, (/QM)	12	±0.012	±30	±10U, ±10B ⁽⁶⁾	±5, ±10, +10	4µsec	MIL	Ceramic	6-133
Low Cost	DAC811SH, (/QM)	12	±0.006	±20	±7U, ±7B(5)	±5, ±10, +10	4µsec	MIL		6-133
	DAC811AL, (/QM)	12	±0.012	±30	±10U, ±10B ⁶⁵	±5, ±10, +10	4µsec	Ind	28-term LCC	6-133
	DAC811BL. (/QM)	12	±0.006	±20	±7U, ±7B ⁽⁵⁾	±5, ±10, +10	4µsec	Ind	Hermetic	6-133
	DAC811RL, (/QM)	12	±0.012	±30	±10U, ±10B**	±5, ±10, +10	4μsec	MIL	Ceramic	6-133
	DAC811SL, (/QM)	12	±0.006	+20	±7U, ±7B ⁽⁵⁾	±5, ±10, +10	4µsec	MIL		6-133

Description	Model ⁽¹⁾	Resolu- tion (Bits)	Linearity Error, max (% of FSR)	Gain Drift, max ⁽²⁾ (ppm/°C)	Zero Drift, max (ppm FSR/°C)	Output Ranges	Settling Time max ⁽³⁾	Temp Range	Package	Page
Standard DAC80	DAC80-CBI-I ¹⁷¹ DAC80-CBI-V	12 12	±0.012 ±0.012	±30 ±30	±3U, ±15B ⁽⁶⁾ ±3U, ±15B ⁽⁶⁾	±1, -2mA	300nsec, typ 5µsec, typ	Ind Ind	24-pin DIP Ceramic	6-77 6-77
	DAC80-CCD-I DAC80-CCD-V	3 Digit 3 Digit	±0.025 ±0.025	±30 ±30	±3U, ±15B ⁽⁶⁾ ±3U, ±15B ⁽⁶⁾	0 to -2mA 0 to +10V	300nsec, typ 5µsec, typ,	Ind Ind		6-77 6-77
Standard	DAC85-CBI-I, (Q)	12	±0.012	±20	±1U, ±10B ⁽⁸⁾	±1, -2mA	300nsec, typ	Ind	(24-pin DIP	6-94
DAC85	DAC85-CBI-V, (Q) DAC85C-CBI-V, (Q)	12 12	±0.012 ±0.012	±20 ±20	±1U, ±10B ⁶⁰ ±1U, ±10B ⁶⁰	£2.5, ±5, ±10, +5, +10V	5µsec, typ 5µsec, typ	Ind Com	Hermetic Metal	6-94 6-94
Low Drift	DAC85LD-CBI-V, (Q)	12	±0.012	±10	±1U, ±5B ⁽⁶⁾	±2.5, ±5, ±10, +5, +10V	Sµsec, typ	Ind	24-pin DIP Hermetic Metal	6-94
High Resolution	DAC70-CSB-I DAC70-COB-I	16 16	±.003 ±.003	±7 ±7	±1U, ±5B ⁽⁶⁾ ±1U, ±5B ⁽⁶⁾	0 to -2mA ±1mA	50µsec, typ 50µsec, typ	Ind Ind	24-pin DIP Hermetic Metal	6-26 6-26
High	DAC71-CSB-I	16	±.003	±45	±1.	0 to -2mA	1µsec	Com		6-34
Resolution	DAC71-COB-I	16	±.003	±45	±40	±1mA	1µsec	Com		6-34
Standard DAC71	DAC71-CCD-I DAC71-CSB-V	4 Digit 16	±0.005 ±.003	±45 ±15	±1 ±2	0 to -2mA 0 to +10V	1µsec 10µsec	Com	24-pin DIP Ceramic	6-34
DACA	DAC71-CSB-V	16	±.003	±15	±10	±10V	10µsec	Com	(Ceramic	6-34
	DAC71-CCD-V	4 Digit	±0.005	±15	±1	0 to +10V	10µsec	Com		6-34
High	DAC72-CSB-I	16	±.003	±35	±1	0 to -2mA	1µsec	Ind	24-pin DIP	6-44
Resolution	DAC72-COB-I	16	±.003	±35	±35	±1mA	1µsec	Ind	Hermetic	6-44
Standard	DAC72-CSB-V	16	±.003	±7/±15 ⁽⁸⁾	±2	0 to +10V	10µsec	Ind	Metal	6-44
DAC72	DAC72-COB-V	16	±.003	±7/±15 ⁽⁶⁾	±8	±10V	10µsec	Ind		6-44
High	DAC73J	16	±0.0015	±10 ⁽⁹⁾ ±10 ⁽⁹⁾	±2U, ±5B ⁽⁹⁾ ±2U, ±5B ⁽⁹⁾	±1, -2mA	50µsec, typ	Com	Modular	6-54
Resolution	DAC73K DAC736J	16 16	±0.00075 ±0.0015	±10 ⁽⁹⁾	±2U, ±5B ⁽⁹⁾	±2.5, ±5, ±10, +5, +10V	50µsec, typ 50µsec, typ	Com	Modular Modular	6-54
High Accuracy	DAC736K	16	±0.00075	±10 ⁽⁹⁾	±2U, ±5B ⁽⁹⁾	+5,+104	50µsec, typ	Com	Modular	6-54 6-54
Ultra-High	DAC63BG	12	±0.012	±40	±1U, ±15B ⁽⁶⁾	±5, -10mA	55nsec ^{no}	Ind	∫ 24-pin DIP	6-18
Speed,	DAC63CG	12	±0.012	±30	±0.6U, ±10B ⁽⁶⁾	±5, -10mA	50nsec ⁽¹⁰⁾	Ind	Ceramic	6-18
ECL Input	DAC63BM	. 12	±0.012	±40	±1U, ±15B ⁽⁶⁾	±5, -10mA	55nsec ⁽¹⁰⁾	Ind	24-pin DIP	6-18
	DAC63CM	12	±0.012	±30	±0.6U, ±10B ⁽⁶⁾	±5, -10mA	50nsec ⁽¹⁰⁾	Ind	Hermetic	6-18
	DAC63SM DAC63TM	12	±0.012 ±0.012	±40 ±30	±1U, ±15B ⁽⁶⁾ ±0.6U, ±10B ⁽⁶⁾	±5, -10mA ±5, -10mA	55nsec ^{no}	MIL	Metal	6-18 6-18
Ultra-High	DAC812BM	12	±0.012	±40	±1U, ±15B ⁽⁶⁾	±5, -10mA	65nsec	Ind	1 24-pin DIP	6-141
Speed, TTL input	DAC812CM	12	±0.012	±20	±0.5U, ±10B ¹⁶	±5, -10mA	80nsec	Ind	Hermetic	6-141
Very-High Speed	DAC60-10 DAC60-12	12 12	±0.048 ±0.012	±15"" ±15""		±2.5, -5mA ±2.5, -5mA	40nsec, typ 150nsec, typ	Com Com	Module Module	6-13 6-13
8-bit	DAC90BG, (Q)	8	±0.2	±50, typ.	±1U,	±1, −2mA	200nsec, typ	ind	(16-pin DIP	6-102
Monolithic	DAC90SG, (Q)	8	±0.2	±50, typ.	±50B typ [®]	±1, -2mA	200nsec, typ	MIL	Hermetic Ceramic	6-102
	DAC82KG	8	±0.16	±50	±1U typ, ±20B ⁽⁶⁾	£2.5, ±5, ±10, +5, +10V, ±0.8, -1.6mA	2.5µsec, typ	Com	18-pin DIP Ceramic	6-87
Very-Wide	DAC10HT	12	±0.012	±10	±2U, ±10B ¹⁶³	\$ ±2.5, ±5, ±10,	200nsec, typ	−55°C	24-pin DIP	6-5
Temperature Range	DAC10HT-1	12	±0.048	±25	±5U, ±25B ⁽⁶⁾) +5, +10V	200nsec, typ	to 200°C	Hermetic Ceramic	6-5

[★]Die available. See page 223.

*Die available.-Sep age zzs.

NOTES: (1) "O" or "/OM" indicates product is also available with screening for increased reliability. See High Reliability Screening, page xxi. (2) This spec applies to current output D/A converters when used with an external output amplifier and also using the internal feedback resistor of the D/A converter. (3) For 12-bit converters: settling to within ±0.012% of FSR. (4) Com = 0 to +70°C, Ind = -25°C to +85°C, MIL = -55°C to +125°C. (5) U = Unipolar Zero; B = Bipolar Zero; B = B

			D	IGITAL-TO-A	NALOG CON	ERTER DICE				
Description	Model	Resolu- tion (Bits)	Linearity Error, max (% of FSR)	Gain Drift, max (ppm/°C)	Zero Drift, max (ppm FSR/°C)	Output Ranges	Settling Time max ⁽¹⁾	Temp Range	Package	Page
High Resolution	• DAC7700KD	16	±0.003	±25	±12	0 to -2mA, ±1mA	1µsec	Com	Die	230
	• DAC7701KD	16	±0.003	±25	±12	0 to 10V, ±5V, ±10V	4µsec	Com	Die	235
12-Bit Micro- Processor Interface	DAC811JD	12	±0.012	±30	±10	0 to 10V, ±5V, ±10V	4µsec	Com	Die	225

NOTES: (1) Settling to within $\pm 0.003\%$ of FSR. (2) Com = 0°C to +70°C.

						1000			
Description	Model	Resolution (Bits)	Total Harmonic Distortion (max)	Settling Time, FSR to ±1/2LSB, (typ)	Output Range	Temp Range	Dynamic Range	Package	Page
PCM Audio D/A	PCM52JG-V	16	0.002% at FS	Зµзес	±5V	Com	96dB	24-pin DIP Ceramic	6-162
Converter	PCM53JG-I PCM53JG-V	16 16	0.002% at FS 0.002% at FS	350nsec 3µsec	±1mA 710V	Com Com	96dB 96dB	24-pin DIP Ceramic	6-162 6-162
	PCM53JP-I PCM53KP-I PCM53JP-V PCM53KP-V	16 16 16 16	0.004% at FS 0.0025% at FS 0.004% at FS 0.0025% at FS	350nsec 350nsec 3µsec 3µsec	±1mA ±1mA ±10V ±10V	Com Com Com Com	96dB 96dB 96dB 96dB	24-pin DIP Plastic	6-162 6-162 6-162 6-162

NOTE: (1) Com = 0 to +70°C.

SELF-CALIBRATING, HIGH PRECISION D/A CONVERTER

This unique 16-bit D/A converter is actually an instrument. The heart is a highly accurate 16-bit D/A converter with a heated, temperature compensated precision reference. Wrapped around this

D/A are microcomputer-controlled measurement and calibration circuits that automatically null out gain, offset and linearity errors caused by shifts with time and temperature when initiated by one negative-going TTL-pulse provided by the user.

			SELF-CALIBRATI	NG D/A CONV	ERTER		
Description	Model	Resolution	Total Error +15 to +45° C	Output Ranges	Calibration Time	Package	Page
Precision, High-Resolution	DAC74	16 bits	±0.0015%, max	0 to +10V ±10V	2.5sec, initiated by 15µsec negative TTL pulse	7" x 5" x 0.600" metal	6-62

VOLTAGE-TO-FREQUENCY CONVERTERS

VFC's provide a simple low cost way of converting analog signals into digital form. They produce a pulse train with a repetition rate proportional to the amplitude of the analog input. The combination

of accuracy, linearity, and low temperature drift make these units some of the best available. Simple low cost isolation is obtained when a VFC is used together with a DC/DC converter and a single optical coupler.

			1	//F CONVERTERS				
Description	Model ⁽¹⁾	Frequency Range (kHz)	V _{IN} Range (V)	Linearity (% of FSR) max	Tempco (ppm of FSR/°C) max	Temp Range ⁽²⁾	Package	Page
Low Cost, Monolithic	VFC32KP★ VFC32BM, (Q) VFC32SM, (Q)	User- selected, 500kHz, max	User- selected	±0.01 at 10kHz ±0.05 at 100kHz ±0.2 at 500kHz	75 typ ±100 ±150	Com Ind MIL	DIP TO-100 TO-100	10-3 10-3 10-3
Military	VFC32/MIL Seri	es		See Mi	litary Products, page	xxi	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	
Low Cost Complete	VFC42BP VFC42SM VFC52BP VFC52SM	0 to 10 0 to 10 0 to 100 0 to 100	0 to +10 0 to +10 0 to +10 0 to +10	±0.01 ±0.01 ±0.05 ±0.05	±100 ±100 ±150 ±150	Ind MIL Ind MIL	DIP DIP DIP DIP	10-11 10-11 10-11 10-11
Precision Monolithic	VFC62BG VFC62BM VFC62SM VFC62CG VFC62CM	User- selected, 1MHz max	User- selected	±0.005 at 10kHz ±0.005 at 10kHz ±0.005 at 10kHz ±0.002 at 10kHz ±0.002 at 10kHz	±50 ±50 ±50 ±20 ±20	Ind Ind MIL Ind Ind	DIP TO-100 TO100 DIP TO-100	10-17 10-17 10-17 10-17 10-17
	VFC320BG VFC320BM VFC320SM VFC320CG VFC320CM	User- selected, 1MHz max	User- selected	±0.005 at 10kHz ±0.005 at 10kHz ±0.005 at 10kHz ±0.002 at 10kHz ±0.002 at 10kHz	±50 ±50 ±50 ±20 ±20	Ind Ind MIL Ind Ind	DIP TO-100 TO-100 DIP TO-100	10-25 10-25 10-25 10-25 10-25
Synchronized Monolithic	VFC100AG VFC100BG VFC100SG	Clock Programmed, 2MHz max	0 to +10 0 to +10 0 to +10	0.025 at 100kHz 0.1 at 1MHz 0.025 at 100kHz	±100 ±50 ±100	ind Ind MIL	DIP DIP DIP	199 199 199

★Die available. See page 223.

NOTES: (1) "(Q)" indicates product also available with screening for increased reliability. See High Reliability Screening, page xxi. (2) Com = 0 to +70°C; Ind = -25°C to +85°C; MIL = -55°C to +125°C.

DATA ACQUISITION SYSTEMS

Designed for high performance general purpose applications, these systems provide a complete data acquisition function in one small package. You can devote your design efforts to other tasks because the totally self-contained system includes input multiplexer, instru-

mentation amplifier (in some models), sample-and-hold amplifier and 12-bit A/D converter. Timing and control logic, clock and reference are all internal. A host of features—even tri-state outputs for microprocessor buses—make this system practical, even in high volume buys.

	DATA ACQUISITION SYSTEMS										
Description	Model	Channels	Resolution (Bits)	Throughput Accuracy (% of FSR)	Throughput Rate, min (kHz)	Package	Page				
Modular	SDM853	16 single-ended, 8 differential	12	±0.025	30"'	Module	8-59				
Hybrid	SDM854AG	16 single-ended,	12	±0.048	33	QIP ⁽²⁾	8-65				
±10V Input	SDM854BG	8 differential	12	±0.024	25	QIP	8-65				
Hybrid	SDM856JG	16 single-ended,	12	±0.048	33	QIP	8-81				
	SDM856KG	8 differential	12	±0.024	25	QIP	8-81				
Hybrid	SDM857JG	16 single-ended,	12	±0.048	22	QIP	8-81				
Low Level	SDM857KG	8 differential	12	±0.024	18	QIP	8-81				

NOTES: (1) Can be increased if short-cycled to 8- or 10-bit resolution. (2) Quad in-line package.

MICROPROCESSOR INTERFACED ANALOG INPUT AND OUTPUT SYSTEMS

These data acquisition systems are complete—totally interfaced to the microprocessor bus with no external interfacing components required. They provide an instant solution by preserving your valuable engineering design resources. 16-channel analog input systems talk directly to popular buses under control of the microprocessor. They are truly design-in-and-forget solutions to analog interface problems.

		MICROPROC	CESSOR INTERF	ACED ANALOG INPU	T SYSTEMS		
Description	Model	Channels	Resolution (Bits)	Accuracy (% of FSR) max	Tempco (ppm/°C) max	Package	Page
8080-, SC/MP- Compatible	MP20	16 single-ended, 8 differential	8	±0.8, high ±0.4, low	±40	QIP ⁽²⁾	8-11
Universal	MP22BG	16 single-ended, 8 differential	12	±0.4, high ±0.1, low	±25 ⁽¹⁾	QIP	8-35
High- Accuracy	MP32BG MP32CG	16 single-ended, 8 differential	12 12	±0.05 ±0.025	±60 ±60	QIP QIP	8-43 8-43

NOTES: (1) Unipolar, excluding IA. (2) Quad in-line package.

SAMPLE/HOLD CIRCUITS

Proven technologies applied to these circuits achieve very high speed and accuracy for demanding applications. SHC298AM is a low cost monolithic. Designed to be performance compatible to Burr-Brown A/D and D/A converters, the application of all of these S/H circuits is quick and easy.

			SAM	PLE/HOLD CIRC	CUITS			
Description	Model ⁽¹⁾	Gain/Offset Error (%) (mV)	Charge Offset (mV)	Droop Rate (mV/msec)	Tempco (ppm of 20V/°C)	Acquisition Time (µsec) ⁽²⁾	Package	Page
Low Cost, Complete	SHC80KP	±0.01, ±2 max	±2 max	0.5 max	3	10 max	DIP	7-3
High Speed, Complete	SHC85, (Q) SHC85ET, (Q)	±0.01, ±2 max ±0.01, ±2 max	±2 max ±2 max	0.5 max 0.5 max	3 3	4.5 max 4.5 max	DIP ⁽³⁾	7-7 7-7
Low Cost, Monolithic	SHC298AM	±0.01, ±7 max	±25 max	10 max ⁽⁴⁾	4	10 max	TO-99 ⁽³⁾	7-11
Low Cost, High Speed, Monolithic	● SHC5320KH ● SHC5320SH	N/A ⁽⁵⁾ , ±0.5 ⁽⁶⁾ N/A ⁽⁵⁾ , ±0.5 ⁽⁶⁾	1 typ 1 typ	0.5 max 0.5 max	N/A ⁽⁵⁾ N/A ⁽⁵⁾	1.5 max 1.5 max	DIP ⁽³⁾	176 176
Very-High Speed	SHM60	±0.01, ±1.5	±1.5	5	2	1 max	Module	7-23
Ultra-High Speed	SHC803BM SHC803CM SHC804BM SHC804CM	±0.1, ±5 max ±0.1, ±3 max ±0.1, ±5 max ±0.1, ±3 max	±10 max ±5 max ±10 max ±5 max	±5 max ±5 max ±5 max ±5 max	±10 max ±5 max ±10 max ±5 max	300nsec max 300nsec max 300nsec max 300nsec max	DIP DIP DIP DIP	7-17 7-17 7-17 7-17

NOTES: (1) "(Q)" indicates product also available with screening for increased reliability. See High Reliability Screening, page xxi. (2) 10V step to 0.01% of final value. (3) Hermetic. (4) With 1000pF external holding capacitor.

MULTIPLEXERS

Models MPC4, MPC8 and MPC16 offer over-voltage protected inputs that can withstand up to 20 volts greater than either supply—especially important when input signals are present and MUX power

is off. Models MPC800 and MPC801 provide fast settling time for high throughput rate systems. All models have internal channel selection decoding and low leakage current to be compatible with higher accuracy systems.

				MULTIPL	EXERS			
Description	Model	Channels	Input Range (V)	On Resistance max	Crosstalk (% of OFF Channel Signal)	Settling Time (to 0.01%)	Package	Page
Protected Inputs	MPC8S MPC4D MPC16S MPC8D	8 single 4 differential 16 single 8 differential	±15 ±15 ±15 ±15	1.8kΩ 1.8kΩ 1.8kΩ 1.8kΩ	0.005 0.005 0.005 0.005	5µsec 5µsec 7µsec 7µsec	DIP DIP DIP DIP	9-3 9-3 9-10 9-10
High Speed	MPC800KG MPC800SG MPC801KG MPC801SG	16 single or 8 differential 8 single or 4 differential	±15 ±15 ±15 ±15	750Ω 750Ω 750Ω 750Ω	0.004 0.004 0.004 0.004	800nsec 800nsec 800nsec 800nsec	DIP DIP DIP DIP	9-17 9-17 9-24 9-24

HIGH PERFORMANCE OPERATIONAL AMPLIFIERS

Your requirements for precise, accurate op amp performance in critical applications dictate our product design direction. We have applied our unequalled skills and experience in op amp design (we marketed the first solid state op amp in 1959) to solve your problems when you must have special performance: very low bias current, low noise, low voltage drift vs temperature, wide bandwidth, high voltage or high current. This broad selection—offering special performance characteristics—lets you select the right op amp without compromising your design.

Each of these differing amplifier functions requires very specific expertise—in design, assembly and testing. We have developed a

unique set of skills in each area and our complete microelectronic facilities fully support the challenge of meeting your most demanding needs.

GENERAL PURPOSE

These moderately priced FET and bipolar op amps offer good performance over a wide range of parameters. These are good options when a special function op amp is not required. You can be confident that Burr-Brown's quality and reliability are inherent in their design.

Products in this Supplement are indicated by a ● next to model numbers; others are in the Product Data Book.

					GENE	RAL PU	RPOSE				<u> </u>	
		Offset	Voltage Temp	Bias Current	Open		uency conse		ited			
Description	Model ⁽¹⁾	25°C ±mV max	Drift ±μV/°C max	(25°C) nA max	Gain dB min	GBW MHz	Slew Rate V/µsec	±V min	tput ±mA min	Temp Range ⁽²⁾	Package	Page
Bipolar	3500A 3500B 3500C 3500R, (Q) 3500S, (Q) 3500T, (Q) 3501A, (Q) 3501B, (Q)	5 2 1 5 2 1	20 5 3 20 10 5	±30 ±20 ±15 ±30 ±20 ±15 ±15	93 93 93 93 93 93 93	1.5 1.5 1.5 1.5 1.5 1.5 0.5	0.6 0.8 1.0 0.6 0.8 1.0	10 10 10 10 10 10 10	10 10 10 10 10 10 5 5	Ind Ind Ind Ind MIL MIL Ind	TO-99 TO-99 TO-99 TO-99 TO-99 TO-99	1-96 1-96 1-96 1-96 1-96 1-96 1-105
	3501C, (Q) 3501R 3501S	2 5 2	5 20 10	±3 ±15 ±7	93 93 93	0.5 0.5 0.5	0.1 0.1 0.1	10 10 10	5 5 5	Ind MIL MIL	TO-99 TO-99 TO-99	1-105 1-105 1-105
Low Power	OPA21GZ ⁽⁴⁾ OPA21EZ ⁽⁴⁾	0.5 0.1	5 1	50 25	114 120	0.3 0.3	0.2 0.2	13.6 13.7	1.3 1.4	Ind Ind	DIP DIP	1-13 1-13
Switchable Input	OPA201AG OPA201BG OPA201CG OPA201SG	0.5 0.2 0.1 0.2	5 2 1 2	50 40 25 40	114 114 120 114	0.5 0.5 0.5 0.5	0.1 0.1 0.1 0.1	13.5 13.5 13.5 13.5	5 5 5 5	Com Com Com MIL	DIP DIP DIP DIP	1-61 1-61 1-61 1-61
FET	OPA103AM OPA103BM OPA103CM OPA103DM	0.50 0.50 0.25 0.25	25 15 5 2	-0.002 -0.001 -0.001 -0.001	106 106 106 106	1 1 1	1.3 1.3 1.3 1.3	10 10 10 10	5 5 5 5	Ind Ind Ind Ind	TO-99 TO-99 TO-99 TO-99	1-43 1-43 1-43 1-43
	3542J, (Q) 3542S, (Q)	20 20	50 50	-0.025 -0.025	88 88	1.0 1.0	0.5 0.5	10 10	10 10	Com MIL	TO-99 TO-99	1-143 1-143
Low Cost	●OPA121KP	3	10	±0.010	106	2	2	10	5	Com	DIP	89
FET	●OPA606KP	3	10(3)	±0.025	90	12	30	11	5	Com	DIP	111
Wide Temp Range	OPA11HT	5	5 ⁽³⁾	±25	94	12.0	7.0	10	15	-55°C to +175°C	TO-99	1-9
Military	3500/MIL Series			•		Se	e Military	Produ	cts, page	e xxi		

NOTES: (1) "(Q)" indicates product also available with screening for increased reliability. See High Reliability Screening, page xxi. (2) Com = 0 to +70°C; Ind = -25°C to +85°C; MIL = -55°C to +125°C. (3) Typical. (4) Only E and G grades are available on this product.

LOW DRIFT

Low offset voltage drift vs temperature performance in both FET and bipolar input types is obtained by our sophisticated drift compensation techniques. First, the drift is measured and then special

laser trim techniques are used to minimize the drift and the initial offset voltage at 25°C. Finally, "max drift" performance is retested for conformance with specifications.

					LOW D	RIFT (≤	5μV/°C)					
		Offset	Voltage Temp	Bias Current	Open Loop		uency		ated			
Description	Model ⁽¹⁾	25°C ±mV max	Drift ±μV/°C max	(25°C) nA max	Gain dB min	GBW MHz	Slew Rate V/µsec	±V min	±mA min	Temp Range ⁽²⁾	Package	Page
FET	OPA103CM OPA103DM	0.25 0.25	5 2	-0.001 -0.001	106 106	1	1.3 1.3	10 10	5 5	Ind Ind	TO-99 TO-99	1-43 1-43
	OPA111AM★ OPA111BM OPA111SM	0.5 0.25 0.5	5 1 5	±0.002 ±0.001 ±0.002	114 120 114	2 2 2	2 2 2	10 10 10	5 5 5	Ind Ind MIL	TO-99 TO-99 TO-99	1-51 1-51 1-51
Wideband	●OPA156AM ●OPA356AM	2 2	5 5	0.05 0.05	94 94	6 6	14 14	10 10	5 5	MIL Com	TO-99 TO-99	95 95
	●OPA606LM	0.5	5	±0.010	100	13	35	12	5	Com	TO-99	111
Dual FET	●OPA2111BM	0.5	2.8	±0.004	114	2	2	10	5	Ind	TO-99	119
Bipolar	● OPAZ7A ● OPAZ7A ● OPAZ7B ● OPAZ7B ● OPAZ7C ● OPAZ7C ● OPAZ7C ● OPAZ7E ● OPAZ7F ● OPAZ7F ● OPAZ7F ● OPAZ7G ◆ OPAZ7G ★ ■ OPAZ7G ■	0.025 0.025 0.060 0.060 0.100 0.100 0.025 0.060 0.100 0.110 0.15 0.12 0.06	0.6 0.6 1.3 1.8 1.8 0.6 1.3 1.3 1.8 1.8 2 1 0.5 5 3 3	±40 ±40 ±55 ±55 ±80 ±40 ±55 ±55 ±55 ±80 ±35 ±25 ±15 ±15 ±15 ±50	120 120 120 120 120 97 120 120 120 120 120 120 120 120 120 120	8 63 ⁽⁴⁾ 0.4 0.4 1.5 1.5 1.5 1.5 1.5	1.9 11.9 11.9 11.9 11.9 11.9 11.9 11.9	10 10 10 10 10 10 10 10 10 10 10 10 10 1	16.6 16.6 16.6 16.6 16.6 16.6 16.6 16.6	MIL MIL MIL MIL MIL MIL Ind	TO-99/ DIP TO-99 TO-99 TO-99 TO-99 TO-99 TO-99 TO-99 TO-99	79 79 79 79 79 79 79 79 79 79 79 79 79 1-117 1-117 1-117 1-96 1-96 1-96 1-96
	3501C, (Q)	2	5	±3	93	0.5	0.8	10	5	Ind	TO-99	1-100
Low Power	OPA21EZ ⁽⁷⁾	0.1	1	25	120	0.3	0.2	13.7	1.4	Ind	DIP	1-13
Military	3510VM/883B	+					See Milita		L			
Inverting Only ⁽³⁾	3291/14 3292/14 3293/14	0.02 0.05 0.10	0.10 0.30 1	±0.05 ±0.05 ±0.10	140 140 140	3 3 3	6 6 6	10 10 10	5 5 5	Ind Ind Ind	Module Module Module	1-86 1-86 1-86
High Voltage	3271/25	0.05	1	±0.08	140	1	20	110	20	Ind	Module	1-83

[★]Die available. See page 223.

NOTES: (1) "(Q)" indicates product also available with screening for increased reliability. See High Reliability Screening, page xxi. (2) Com = 0 to +70°C, Ind = −25°C to +85°C, MIL = −55°C to +125°C. (3) Chopper-stabilized. (4) Gain ≥5. (5) These specifications apply to the match between two devices. The 3500MP is a matched pair of amplifiers. (6) Typical. (7) Only E and G grades are available on this product.

LOW BIAS CURRENT

Our many years of experience in designing, manufacturing and testing FET amplifiers gives us unique abilities in providing low and ultra low bias current op amps. These amplifiers offer bias currents

as low as 75fA (75 \times 10⁻¹⁵ amps) and low voltage drift as low as $1\mu V/^{\circ}C$. With offset voltage laser-trimmed to as low as 250 μV , the need for expensive trim pot adjustments is eliminated.

	Г	T					IT (≤100p	ri		г		
		Offset	Voltage Temp	Bias Current	Open Loop		onse		ted			
Description	Model ⁽¹⁾	25°C ±mV max	Drift ±μV/°C max	(25°C) pA max	Gain dB min	GBW MHz	Slew Rate V/µsec	±V min	±mA min	Temp Range ⁽²⁾	Package	Page
Premium Performance	OPA111AM★ OPA111BM OPA111SM	0.5 0.25 0.5	5 1 5	±2 ±1 ±2	114 120 114	2 2 2	2 2 2	10 10 10	5 5 5	Ind Ind MIL	TO-99 TO-99 TO-99	1-51 1-51 1-51
Low Bias Current	OPA103AM OPA103BM OPA103CM OPA103DM	0.50 0.50 0.25 0.25	25 15 5 2	-2 -1 -1 -1	106 106 106 106	1 1 1	1.3 1.3 1.3 1.3	10 10 10 10	5 5 5 5	Ind Ind Ind Ind	TO-99 TO-99 TO-99 TO-99	1-43 1-43 1-43 1-43
Low Noise	OPA101AM OPA101BM OPA102AM OPA102BM	0.50 0.25 0.50 0.25	10 5 10 5	-15 -10 -15 -10	94 94 94 94	10 10 40 40	6.5 6.5 14 14	12 12 12 12	12 12 12 12	Ind Ind Ind Ind	TO-99 TO-99 TO-99 TO-99	1-31 1-31 1-31 1-31
Ultra-Low Bias Current	OPA104AM OPA104BM OPA104CM	1.0 0.50 0.50	25 15 10	-0.300 -0.150 -0.075	106 106 106	1 1	2.2 2.2 2.2	10 10 10	5 5 5	Ind Ind Ind	TO-99 TO-99 TO-99	1-47 1-47 1-47
	3528AM, (Q) 3528BM, (Q) 3528CM, (Q)	0.50 0.25 0.50	15 5 10	-0.300 -0.150 -0.075	88 92 90	0.7 0.7 0.7	0.3 0.3 0.3	10 10 10	5 5 5	Ind Ind Ind	TO-99 TO-99 TO-99	1-137 1-137 1-137
	3523J, (Q) 3523K 3523L, (Q)	1.0 0.50 0.50	50 25 25	-0.50 -0.25 -0.10	100 100 100	1 1 1	0.6 0.6 0.6	10 10 10	10 10 10	Com Com Com	TO-99 TO-99 TO-99	1-129 1-129 1-129
Dual FET	●OPA2111AM★ ●OPA2111BM ●OPA2111SM	0.75 0.5 0.75	6 2.8 6	±8 ±4 ±8	110 114 110	2 2 2	2 2 2	10 10 10	5 5 5	ind ind MIL	TO-99 TO-99 TO-99	119 119 119
Low Cost	●OPA121KM ●OPA121KP	2 3	10 10	±5 ±10	110 106	2 2	2 2	10 10	5 5	Com Com	TO-99 DIP	89 89
	3542J 3542S	20 20	50 50	-25 -25	88 88	1 1	0.5 0.5	10 10	10 10	Com MIL	TO-99 TO-99	1-143 1-143
Chopper- Stabilized	3291/14 3292/14 3293/14	0.02 0.05 0.10	0.1 0.3 1	±50 ±50 ±100	140 140 140	3 3 3	6 6 6	10 10 10	5 5 5	Ind Ind Ind	Module Module Module	1-86 1-86 1-86
	3271/25	0.05	1	±80	140	. 1	20	110	.20	Ind	Module	1-83
Wideband	3554AM, (Q) 3554BM, (Q) 3554SM, (Q)	2 1 1	50 15 25	-50 -50 -50	100 100 100	1000 1000 1000	1000 1000 1000	10 10 10	100 100 100	Ind Ind MIL	TO-3 TO-3 TO-3	1-159 1-159 1-159
	●OPA156AM ●OPA356AM	2 2	5 5	50 50	94 94	6 6	14 14	10 10	5 5	MIL Com	TO-99 TO-99	95 95
	OPA606KM OPA606LM OPA606SM OPA606KP	1.5 0.5 1.5 3	5 T. 5 5 T. 10 T.	±15 ±10 ±15 ±25	95 100 95 90	12.5 13 12.5 12	33 35 33 30	11 12 11 11	5 5 5 5	Com Com Mil Com	TO-99 TO-99 TO-99 DIP	111 111 111 111
High Current	3571AM, (Q) 3572AM	2 2	40 40	-100 -100	94 94	0.5 0.5	3	30 30	1A 2A	Ind Ind	TO-3 TO-3	1-167 1-167
High Voltage	3580J 3581J 3582J, (Q) 3583AM, (Q) 3583JM 3584JM, (Q)	10 3 3 3 3 3	30 25 25 25 25 25 25	-50 -20 -20 -20 -20 -20	86 94 100 105 94 100	5 5 5 5 5 20	15 20 20 30 30 150	30 70 145 140 140 145	60 30 15 75 75 15	Com Com Com Ind Com Com	TO-3 TO-3 TO-3 TO-3 TO-3 TO-3	1-177 1-177 1-177 1-181 1-181 1-185
General Purpose	3522J 3522K 3522L 3522S, (Q)	1.0 0.50 0.50 0.50	50 10 25 25	-10 -5 -1 -5	94 94 94 94	1 1 1	0.6 0.6 0.6 0.6	10 10 10 10	10 10 10 10	Com Com Com MIL	TO-99 TO-99 TO-99 TO-99	1-123 1-123 1-123 1-123
	3527AM, (Q) 3527BM, (Q) 3527CM, (Q)	0.50 0.25 0.25	10 5 2	-5 -2 -5	100 100 100	1 1 1	0.6 0.6 0.6	10 10 10	10 10 10	Ind Ind Ind	TO-99 TO-99 TO-99	1-133 1-133 1-133
	3521H 3521J, (Q) 3521K 3521L	0.50 0.25 0.25 0.25	10 5 2	-20 -20 -15 -10	94 94 94 94	1.5 1.5 1.5 1.5	0.6 0.6 0.6 0.6	10 10 10 10	10 10 10 10	Com Com Com	TO-99 TO-99 TO-99 TO-99	1-123 1-123 1-123 1-123

^{*}Die available. See page 223.

NOTES: (1) "(Q)" indicates product also available with screening for increased reliability. See High Reliability Screening, page xxi. (2) Com = 0 to +70°C; Ind = −25°C to +85°C; MIL = −55°C to +125°C.

LOW NOISE

Now both FET and bipolar input op amps are offered with guaranteed low noise specifications. Until now the designer had to rely on

"typical" specs for his demanding low noise designs. These fully characterized parts allow a truly complete error budget calculation.

					LOW NO	DISE (G	uarantee	d e _n)					
		Noise Voltage	Bias		ffset Itage	Open		uency ponse	(A)				Mr. S. W.
		nV/√Hz at	Current (25°C)	At 25°C	Temp Drift	Loop		Slew Rate		ted tput	Temp		
Description	Model	10kHz max	pA max	±mV max	±μV/°C max	dB min	GBW MHz	V/μsec min	±V min	±mA min	Range	Package	Page
Bipolar	OPA27A	3.8	±40nA	0.025	0.6	120	8	1.7	10.0	16.6	MIL		79
	OPA37A	3.8	±40nA	0.025	0.6	120	63	- 11	10.0	16.6	MIL	700	79
	●OPA27B	3.8	±55nA	0.060	1.3	120	8	1.7	10.0	16.6	MIL		79
	●OPA37B	3.8	±55nA	0.060	1.3	120	63	11	10.0	16.6	MIL		79
	OPA27C	4.5	±80nA	0.100	1.8	97	8	1.7	10.0	16.6	MIL	S. 1. 19 30	79
	●OPA37C	4.5	±80nA	0.100	1.8	97	63	11	10.0	16.6	MIL	TO-99/	79
	●OPA27E	3.8	±40nA	0.025	0.6	120	8	11	10.0	16.6	Ind	DIP	79
	●OPA37E	3.8	±40nA	0.025	0.6	120	63	11	10.0	16.6	Ind	1 1 1 1 1 1	79
	OPA27F	3.8	±55nA	0.060	1.3	120	8	1.7	10.0	16.6	Ind	1.00	79
V 200	●OPA37F	3.8	±55nA	0.060	1.3	120	63	11	10.0	16.6	Ind		79
	●OPA27G★	4.5	±80nA	0.100	1.8	97	8	1.7	10.0	16.6	Ind	1.0	79
	●OPA37G★	4.5	±80nA	0.100	1.8	97	63	11	10.0	16.6	Ind		79
FET	OPA101AM	8	-15	0.5	10	94	20	5	12	12	Ind	TO-99	1-31
	OPA101BM	8	-10	0.25	5	94	20	5	12	.12	Ind	TO-99	1-31
	OPA102AM	8	-15	0.5	10	94	40	10	12	12	Ind	TO-99	1-31
	OPA102BM	8	10	0.25	5	94	40	10	12	12	Ind	TO-99	1-31
	OPA111AM★	8	±2	0.5	5	114	2	1	10	5	Ind	TO-99	1-51
	OPA111BM	8	±1	0.25	1	120	2	1	10	5	Ind	TO-99	1-51
	OPA111SM	8	±2	0.5	5	114	2	1	10	5	MIL	TO-99	1-51
	●OPA606LM	13	±10	0.5	5	100	13	25	12	5	Com	TO-99	111
Dual FET	●OPA2111AM★	8	±8	0.75	6	110	2	1	10	5	Ind	TO-99	119
	●OPA2111BM	8	±4	0.5	2.8	114	2	1	10	5	Ind	TO-99	119
	●OPA2111SM	8	±4	0.75	6	110	2	1	10	5	MIL	TO-99	119

★Die available. See page 223.

NOTES: (1) Ind = -25° C to $+85^{\circ}$ C; MIL = -55° C to $+125^{\circ}$ C.

UNITY-GAIN BUFFER (Power Booster)

These versatile amplifiers: boost the output current capability of another amplifier; buffer an impedance that might load a critical

circuit; may be used inside the feedback loop of another op amp to form a current-boosted, composite amplifier. Currents as high as ± 100 mA are available with speeds of $2000V/\mu sec$.

		40.00			U	NITY-GAIN	BUFFE	R				
			ted tput	Fr	equency Resp	onse		Input	Open			
Description	Model	±V min	±mA min	−3dB MHz	Full Power BW MHz	Slew Rate V/µsec	Gain V/V	Impedance Ω	Gain dB	Temp Range ⁽¹⁾	Package	Page
Noninverting	3553AM 3329/03	10 10	200 100	300 5	32 1	2000 —	≈1 ≈1	10 ¹¹ 10k	NA NA	Ind Ind	TO-3 DIP	1-155 1-92

NOTES: (1) Ind = -25°C to +85°C

WIDE BANDWIDTH

Design expertise in wideband circuits combines with our fully developed technology to create cost effective wideband op amps.

Burr-Brown high speed amplifiers also offer outstanding DC performance specifications.

				WIE	DE BAND	WIDT	H (≥5M	Hz)					
		Frequer Respor							ffset oltage				Maria de Sasa. Nacional
			Slew Rate	t _s	Com-		ited itput	At 25°C	Temp Drift	Open Loop	Temp		
Description	Model ⁽¹⁾	GBW MHz	V/µsec min	±0.1% nsec	pensa- tion	±V min	±mA min	±mV max	±μV/°C max	Gain dB	Range	Package	Page
FET	3554AM, (Q) 3554BM, (Q) 3554SM, (Q)	1700, A= 1000	1000 1000 1000	120 120 120	ext. ext. ext.	10 10 10	100 100 100	2 1 1	50 15 25	100 100 100	Ind Ind MIL	TO-3 TO-3 TO-3	1-159 1-159 1-159
	3551J 3551S, (Q)	50, A=10 50, A=10	250 250	400 400	ext. ext.	10 10	10 10	1	50 ⁽³⁾ 50 ⁽³⁾	100 100	Com MIL	TO-99 TO-99	1-151 1-151
	3550J 3550K 3550S, (Q)	10, A=10 20, A=1 10, A=1	65 100 65	400 400 400	int. int. int.	10 10 10	10 10 10	1 1 1	50 ⁽³⁾ 50 ⁽³⁾ 50 ⁽³⁾	100 100 100	Com Com MIL	TO-99 TO-99 TO-99	1-147 1-147 1-147

		Frequenc Respons							ffset Itage				
			Slew Rate	ts	Com-		ted tput	At 25°C	Temp Drift	Open Loop	Temp		
Description	Model ⁽¹⁾	GBW MHz	V/µsec min	±0.1% nsec	pensa- tion	±V min	±mA min	±mV max	±μV/°C max	Gain dB	Range	Package	Page
Bipolar	3508J 3507J, (Q)	100, A=100 20, A=10	20 80	 200	ext. ext.	10 10	10 10	5 10	30 ⁽³⁾	103 83	Com Com	TO-99 TO-99	1-113 1-109
FET	OPA156AM OPA356AM OPA605H OPA605A OPA605C OPA605C OPA606KM OPA606LM OPA606SM OPA606KP	6, A = 1 6, A = 1 200, A=1000 200, A=1000 200, A=1000 200, A=1000 12.5, A = 1 13, A = 1 12.5, A = 1	10 10 300 ⁽³⁾ 300 ⁽³⁾ 300 ⁽³⁾ 300 ⁽³⁾ 22 25 22 20	1.5µsec 1.5µsec 300 300 300 300 1µsec 1µsec 1µsec 1µsec	int, int. ext. ext. ext. ext. int. int. int.	10 10 10 10 10 10 11 11 12 11	5 5 30 30 30 30 5 5 5	2 2 1 1 0.5 0.5 1.5 0.5 1.5 3	5 5 25 25 5 5 5 5 5	94 94 96 96 96 96 95 100 95	MIL Com Com Ind Com Ind Com Com MIL Com	TO-99 TO-99 DIP DIP DIP TO-99 TO-99 TO-99 DIP	95 95 1-77 1-77 1-77 1-77 111 111 111
Low Noise Bipolar	● OPA27A ● OPA37A ● OPA37B ● OPA37B ● OPA37C ● OPA37C ● OPA37E ● OPA37E ● OPA37F ● OPA37F ● OPA37F ● OPA37G ★	8, A = 1 63, A = 5 8, A = 1 63, A = 5	1.7 11 1.7 11 1.7 11 1.7 11 1.7 11 1.7		int. int. ⁽⁴⁾ int. int. ⁽⁴⁾ int. int. ⁽⁴⁾ int. int. int. ⁽⁴⁾ int. int. ⁽⁴⁾ int. int. ⁽⁴⁾	10 10 10 10 10 10 10 10 10 10 10	16.6 16.6 16.6 16.6 16.6 16.6 16.6 16.6	0.025 0.025 0.060 0.060 0.100 0.100 0.025 0.025 0.060 0.100 0.100	0.6 0.6 1.3 1.8 1.8 0.6 0.6 1.3 1.3 1.8	120 120 120 120 97 97 120 120 120 120 97	MIL MIL MIL MIL MIL Ind Ind Ind Ind Ind	TO-99/ DIP	79 79 79 79 79 79 79 79 79 79
Low Noise FET	OPA101AM OPA101BM OPA102AM OPA102BM	20, A=100 20, A=100 40, A=100 40, A=100	5 5 10 10	2.5µsec 2.5µsec 1.5µsec 1.5µsec	int. int. int. int.	12 12 12 12	12 12 12 12	0.5 0.25 0.5 0.25	10 5 10 5	105 105 105 105	Ind Ind Ind Ind	TO-99 TO-99 TO-99	1-31 1-31 1-31 1-31
Fast Settling	OPA600UM OPA600VM	6000, A=1000 6000, A=1000	500 500	80 80	ext. ext.	9	180 180	5 4	100 20	86 86	MIL MIL	DIP DIP	11-94 11-94
Unity-Gain Buffer	3553AM, (Q)	32	2000		-	10	200	50	300(3)	NA	Ind	TO-3	1-155
Wide Temp	OPA11HT	12, A=1	4	1.5µsec	ext.	10	15	5 ⁽³⁾	5	98	(5)	TO-99	1-9

[★]Die available. See page 223.

NOTES: (1) "(Q)" indicates product also available with screening for increased reliability. See High Reliability Screening, page xxi. (2) Com = 0 to +70°C; Ind = -25°C to +85°C; MIL = -55°C to +125°C. (3) Typical. (4) G = 5 min for OPA37. (5) -55°C to +175°C.

HIGH VOLTAGE-HIGH CURRENT

These IC op amp designs set the pace for the industry and are a

product of our extensive hybrid circuit technology. Output currents up to $\pm 10A$ peak and voltages up to $\pm 145V$ are available.

Output voltages $> \pm 30$ V to ± 145 V.

					HIG	H VOLTA	GE		J. 18 8			
	74.			Offset	Voltage	Bias	Freq	uency				er en
		Ra Ou		At 25°C	Temp Drift	Current (25°C)	Resp	Slew	Open Loop	Temp		
Description	Model ⁽¹⁾	±V min	±mA min	±mV max	±μV/°C max	pA max	Gain MHz	Rate V/µsec	Gain	Range	Package	Page
FET	3584JM, (Q)	145	15	3	25	-20	20(3)	150	120	Com	TO-3	1-185
	3583AM, (Q)	140	75	3	25	-20	5	30	118	Ind	TO-3	1-181
	3583JM	140	75	3	25	-20	5	30	118	Com	TO-3	1-181
	3582J	145	15	3	25	-20	5	20	118	Com	TO-3	1-177
	3581J	70	30	3	25	-20	5	20	112	Com	TO-3	1-177
	3580J	30	60	10	30	-50	5	15	106	Com	TO-3	1-177
	3571AM, (Q)	30	1A ⁽⁴⁾	2	40	-100	0.5	3	94	Ind	TO-3	1-167
	3572AM	30	2A ⁽⁵⁾	2	40	-100	0.5	3	94	Ind	TO-3	1-167
Chopper- Stabilized	3271/25	110	20	0.05	1	±80	1	20	140	Ind	Module	1-83

NOTES: (1) "(Q)" indicates product also available with screening for increased reliability. See High Reliability Screening, page xxi. (2) Com = 0 to $+70^{\circ}$ C; Ind = -25° C to $+85^{\circ}$ C; MIL = -55° C to $+125^{\circ}$ C. (3) Gain-bandwidth product. (4) 2A peak. (5) 5A peak.

Output currents > ±15mA to ±10A.

					HIG	H CURRE	NT					
		Ra	ted		Voltage	Bias		uency		in the		
		Out		At 25°C	Temp Drift	Current (25°C)	Unity	Slew	Open	Temp		
Description	Model ⁽¹⁾	±V min	±mA min	±mV max	±μV/°C max	pA max	Gain MHz	Rate V/µsec	Gain dB	Range	Package	Page
High Power	OPA501AM	20	10A	10	65	40nA	1	1.5	94	Ind	TO-3	1-69
	OPA501BM	26	10A	5	40	20nA	1	1.5	98	Ind	TO-3	1-69
	OPA501RM	20	10A	10	65	40nA	1	1.5	94	MIL	TO-3	1-69
	OPA501SM	26	10A	5	40	20ńA	1	1.5	98	MIL	TO-3	1-69
	●OPA511AM	22	5A	10	65	40	1	1.0	91	Ind	TO-3	101
	●OPA512BM	39	10A	6	65	30	4	2.5	96	Ind	TO-3	106
	OPA512SM	43	15A	3	40	20	4	2.5	96	MIL	TO-3	106
	3573AM	20	2A ⁽⁵⁾	10	65	40nA	1.	2.6	94	Ind	TO-3	1-173
	3572AM	30	2A(5)	2	40	-100	0.5	3	94	Ind	TO-3	1-167
	3571AM, (Q)	30	1A ⁽⁴⁾	2	40	-100	0.5	3	94	Ind	TO-3	1-167
Wideband	3554AM, (Q)	10	100	2	50	-50	1700(3)	1200	100	Ind	TO-3	1-159
	3554BM, (Q)	10	100	1	15	-50	1700 ⁽³⁾	1200	100	ind	TO-3	1-159
	3554SM, (Q)	10	100	1	25	-50	1700 ⁽³⁾	1200	100	MIL	TO-3	1-159
High Voltage	3584JM, (Q)	145	15	3	25	-20	20(3)	150	126	Com	TO-3	1-185
	3583AM	140	75	3	25	-20	5	30	118	Ind	TO-3	1-181
	3583JM	140	75	3	25	-20	5	30	118	Com	TO-3	1-181
	3582J	145	15	3	25	-20	- 5	20	118	Com	TO-3	1-177
	3581J	70	30	3	25	-20	5	20	112	Com	TO-3	1-177
	3580J	30	60	10	30	-50	5	15	106	Com	TO-3	1-177
Booster	3553AM, (Q)	10	200	50	300 ⁽⁶⁾	-200	300	2000	NA	Ind	TO-3	1-155
(Buffer)	3329/03	10	100	50		Bipolar	5		NA	Ind	DIP	1-92

NOTES: (1) "(Q)" indicates product also available with screening for increased reliability. See High Reliability Screening, page xxi. (2) Com = 0 to +70°C; Ind = -25°C to +85°C; MIL = -55°C to +125°C. (3) Gain-bandwidth product. (4) 2A peak. (5) 5A peak. (6) Typical.

INSTRUMENTATION AMPLIFIERS AND PROGRAMMABLE GAIN AMPLIFIERS

INSTRUMENTATION AMPLIFIERS

Performance requirements for instrumentation amplifiers call on different talents—in design, manufacturing and testing—than those associated with producing simpler operational amplifiers. We have perfected our thin-film resistor technology, an essential factor in achieving excellent matching and tracking of the critical resistors in the amplifier's circuit. Laser-trimmed to produce the high accuracy demanded by you, these thin-film resistor networks provide excellent performance and stability at low cost.

What is an instrumentation amplifier? It's a closed-loop, differential input gain block. The primary function of this committed circuit is to accurately amplify the voltage applied to its inputs. An instrumentation amplifier responds only to the difference between the two input signals. It exhibits extremely high impedance between the two input terminals and from each terminal to ground. The output voltage produced is single-ended with respect to ground and is equal to the product of amplifier gain and the difference of the two input voltages.

Where are instrumentation amplifiers used? They are most often used in applications where low level differential signals riding on high common-mode voltages ($\pm 10V$) must be extracted and accurately amplified. These applications require high input impedance, high CMRR, low input noise, low offset voltage drift and excellent gain linearity and stability.

VERY HIGH ACCURACY

A "breakthrough" in instrumentation amplifiers, the INA101 provides superior performance previously associated with expensive hybrids but now achieved at the low cost of a monolithic. A true

three-op amp design allows gains of 1 to 1000V/V. The INA104 includes a fourth op-amp for increased versatility—additional gain, guard driver or offset. All circuits, including the thin-film resistors, are integrated on a single monolithic chip. The input stage uses Burr-Brown's ultra-low drift, low noise technology to provide exceptional input characteristics.

DIFFERENCE AMPLIFIER

<u>Unity-Gain (3627)</u>: These amplifiers appear to be simple in design and assembly, but the requirement for matched components and precision adjustments makes the "build" rather than buy decision questionable. Because of our thin-film resistor technology and lasertrim skills these amplifiers offer a very cost effective solution to a common circuitry design problem.

PROGRAMMABLE GAIN AMPLIFIERS

Differential Input: 3606 is a true three-op amp instrumentation amplifier whose gain is controlled with a 4-bit digital word. Eleven differential gain steps of 1, 2, 4, 8, 16...1024V/V offer software gain control for applications where instrumentation amplifiers must operate with wide dynamic range signals while maintaining high system resolution.

Noninverting Amplifier with Multiplexed Inputs: PGA100 is a precision, digitally-programmable-gain multiplexed-input amplifier. The user can select any one of eight analog input channels simultaneously with any one of eight noninverting binarily weighted gain steps of 1, 2, 4, 8...128V/V. The digital gain and channel select are latchable for microprocessor-compatible interface.

Products in this Supplement are indicated by a • next to model numbers; others are in the Product Data Book.

						Input P	arameters				
Description	Model	Gain Range	Gain Accuracy G = 100, 25°C max	Gain Drift G = 100 ppm/°C	Non- Linearity G = 100 max %	CMR, DC to 60Hz, G = 10 1kΩ Unbalmin	Offset Voltage vs Temp max (µV/°C)	Dynamic Response G = 100 ±3dB BW (kHz)	Temp Range	Package	Page
Very-High	INA101AM	1-1000(2)	0.03	22(3)	±0.007	96dB	±(2 + 20/G)	25	Ind	TO-100	2-7
Accuracy	INA101CM	1-1000(2)	0.03	22 ⁽³⁾	±0.004	96dB	±(0.25 + 10/G)	25	Ind	TO-100	2-7
	INA101SM	1-1000(2)	0.03	22(3)	±0.004	96dB	±(0.25 + 10/G)	25	MIL	TO-100	2-7
	INA101AG	1-1000(2)	0.03	22(5)	±0.007	96dB	±(2 + 20/G)	25	Ind	DIP	2-7
	INA101CG	1-1000(2)	0.03	22(5)	±0.003	96dB	±(0.25 + 10/G)	25	Ind	DIP	2-7
	INA101SG	1-1000(2)	0.03	22(5)	±0.003	96dB	±(0.25 + 10/G)	25	MIL	DIP	2-7
	INA101HP	1-1000(2)	0.3	22(5)	±0.007	90dB	$\pm (2 + 20/G)$ typ	25	Com	DIP	2-7
	●INA102AG★	1-1000	0.25	20	±0.05	80dB	±(5 + 10/G)	3	Ind	DIP	54
	●INA102CG	1-1000	0.15	15	±0.02	90dB	±(2 + 5/G)	3	Ind	DIP	54
	INA104HP	1-1000(2)	0.15	22	±0.007	96dB	±(2 ± 20/G)	25	Com	DIP	2-15
	INA104JP	1-1000(2)	0.15	22	±0.003	96dB	±(0.25 ± 10/G)	25	Com	DIP	2-15
	INA104KP	1-1000(2)	0.15	22	±0.003	96dB	±(0.75 ± 10/G)	25	Com	DIP	2-15
	INA104AM	1-1000(2)	0.15	22(5)	±0.007	96dB	±(2 ± 20/G)	25	Ind	DIP	2-15
	INA104BM	1-1000(2)	0.15	22(5)	±0.003	96dB	±(0.75 ± 10/G)	25	Ind	DIP	2-15
	INA104CM	1-1000(2)	0.15	22(5)	±0.003	96dB	±(0.25 ± 10/G)	25	Ind	DIP	2-15
	INA104SM	1-1000(2)	0.15	22(5)	±0.003	96dB	±(0.75 ± 10/G)	25	MIL	DIP	2-15
	3630AM	1-1000(2)	0.1	125(3)	±0.007	96dB	±(2 + 20/G)	25	Ind	DIP	2-74
	3630BM	1-1000(2)	0.05	125(3)	±0.003	96dB	±(0.75 + 10/G)	25	Ind	DIP	2-74
	3630CM	1-1000(2)	0.05	125(3)	±0.003	96dB	±(0.25 + 10/G)	25	Ind	DIP	2-74
	3630SM	1-1000(2)	0.05	125	±0.003	96dB	±(0.75 + 10/G)	25	Ind	DIP	2-74
General	3626AP	5-1000(2)	0.5	35(3)	±0.05	74dB	±(6 + 10/G)	14	Ind	DIP	2-60
Purpose	3626BP	5-1000 ⁽²⁾	0.5	35(3)	±0.04	80dB	±(3 + 5/G)	14	Ind	DIP	2-60
	3626CP	5-1000(2)	0.5	35 ⁽³⁾	±0.04	80dB	±(1 + 5/G)	14	Ind	DIP	2-60
	3629AM	5-1000(2)	0.1	45(3)	±0.007	106dB ^{t4)}	±(3 + 10/G)	30	Ind	DIP	2-68
	3629AP	5-1000 ⁽²⁾	0.1	45(3)	±0.007	106dB ⁽⁴⁾	±(3 + 10/G)	30	Ind	DIP	2-68
	3629BM	5-1000(2)	0.1	45(3)	±0.004	106dB ⁽⁴⁾	$\pm (1.5 + 7.5/G)$	30	Ind	DIP	2-68
	3629BP	5-1000(2)	0.1	45(3)	±0.004	106dB ⁴⁴	±(1.5 + 7.5/G)	30	Ind	DIP	2-68
	3629CM	5-1000 ⁽²⁾	0.1	45(3)	±0.004	106dB ⁽⁴⁾	±(0.75 + 5/G)	30	Ind	DIP	2-68
	3629CP	5-1000(2)	0.1	45(3)	±0.004	106dB ⁽⁴⁾	±(0.75 + 5/G)	30	Ind	DIP	2-68
	3629SM	5-1000 ⁽²⁾	0.1	45 ⁽³⁾	±0.004	106dB ⁽⁴⁾	±(1.5 + 7.5/G)	30	Ind	DIP	2-68
Buffer,	3627AM	1V/V. fixed	0.01	5	±0.001 ⁽⁵⁾	90dB	30	800(5)	Ind	TO-99	2-64
Unity-Gain	3627BM	1V/V, fixed	0.01	5	±0.001(5)	100dB	20	800 ⁽⁵⁾	Ind	TO-99	2-64
Differential									100		
				PROG	RAMMABL	E GAIN AMPL	IFIERS				
Noninverting	PGA100AG	Gain set	0.05	10	±0.01	NA	6(6)	5MHz	Ind	DIP	2-26
Multiplexed	PGA100BG	with 4-bit	0.02	10	±0.005	NA	6 ⁽⁶⁾	5MHz	Ind	DIP	2-26
Input	100000000000000000000000000000000000000	word 1, 2,	Taran I								
		4, 8, 128								1 1	
	●PGA102AG	Gain set	0.02	7	0.01	N/A	3(G = 100)	250	Ind	DIP	156
	●PGA102BG	With 2-bit	0.01	7	0.01	N/A	3(G = 100)	250	Ind	DIP	156
	●PGA102SG	word 1, 10	0.01	7	0.01	N/A	3(G - 100)	250	MIL	DIP	156
		100	1 1 1			<u> 11 11 11 11 1</u>					
Instrumen-	PGA200AG	Gain set	0.05	20	±0.007	96dB	2(G = 100)	30	Ind	DIP	2-34
tation	PGA200BG	with 2-bit	0.02	10	±0.003	96dB	0.4(G = 100	30	Ind	DIP	2-34
Amplifier		word 1, 10,							Law Village		
Input		100, 1000		Land I					Silver III		
Differential	3606AG	Gain set	0.05	10	0.004	90dB, G = 1	±(3 + 50/G)	40	Ind	DIP	2-52
Input	3606AM	with 3-bit	0.05	10	0.004	90dB, G = 1	±(3 + 50/G)	40	Ind	DIP	2-52
•	3606BG	word 1, 2, 4	0.02	10	0.004	90dB, G = 1	±(1 + 20/G)	40	Ind	DIP	2-52
	3606BM	81024	0.02	10	0.004	90dB, G = 1	±(1 + 20/G)	40	Ind	DIP	2-52

					PREC	ISION TRA	NSMIT	TERS					
		Span			Input Parameters			Ou	utput Param	eters			
Description	Model	Un- trimmed Error max	Non- Linearity max	Temp Drift ppm/°C	Offset Voltage max	Offset Voltage vs Temp max µV/°C	CMR DC, min	Current Range mA	Offset Current Error µA, max	FS Output Current Error µA, max	Temp Range	Pack- age	Page
Two-Wire	XTR100AM XTR100AP XTR100BM XTR100BP	-3% -3% -3% -3%	0.01% 0.01% 0.01% 0.01%	±100 ±100 ±100 ±100	±50µV ±50µV ±25µV ±25µV	±1 ±1 ±0.5 ±0.5	90dB 90dB 90dB 90dB	4-20 4-20 4-20 4-20	±4 ±4 ±4 ±4	±20 ±20 ±20 ±20	Ind Ind Ind Ind	DIP DIP DIP DIP	2-40 2-40 2-40 2-40
	●XTR110AG★ ●XTR110BG	0.6 0.2	0.025 0.005	50 30		=	=	4-20, 0-20, 5-25	±64 ±16	±96 ±32	Ind Ind	DIP DIP	214 214

★ Die available. See page 223.

NOTES: (1) Com = 0 to +70°C; Ind = -25°C to +85°C; MIL = -55°C to +125°C. (2) Set with external resistor. (3) With zero TC external resistor. (4) DC only. (5) Unity- gain. (6) Typical. (7) Many more ranges with appropriate circuit.

ISOLATION PRODUCTS

Another facet of design, assembly and testing expertise is involved in developing and manufacturing our isolation products: amplifiers and power supplies.

Isolation amplifiers provide a signal path from the amplifier input to its output with no galvanic connection. Two techniques are used to cross the isolation barrier: transformer coupling and optical coupling.

Isolation amplifiers are useful in several ways: I) to amplify low level signals in the presence of high common-mode voltages; 2) reduce noise by breaking ground loops; 3) protect sensitive instruments from damage by large common-mode input voltages; 4) protect patients from ground faults in patient monitoring equipment.

Our optically coupled amplifiers use a unique bifurcated optical design to greatly improve linearity and make the gain insensitive to the level of output of the LED light source used. The technique splits the LED light output—part is sent to the output amplifier (across the isolation barrier) and part is sent back to the input. This provides a stable closed loop negative feedback design and makes the gain independent of the LED output level.

ISOI00 is a second generation, optically coupled ISO amp which

uses a new monolithic FC designed especially for optically coupled isolation amplifiers.

The 3650 uses a differential current input stage. The 3652 uses FET inputs to provide high input impedance and allow the direct application of voltage sources.

Transformer coupled designs offer a wide range of input characteristics—uncommitted op amps of either low drift or FET input types and true three-wire instrumentation amplifier configurations. Some models provide isolated power at the input from self-contained DC-to-DC converters.

The most unique model, 3656, provides true three-port isolation (independent isolation of input, output and power supply) and provides both signal and power isolation with only one transformer.

DC-to-DC converters provide high voltage isolation from input to output and are available with dual voltage outputs of one, two or four channels per unit.

We 100% test the isolation barrier on all isolation products using a very conservative relationship of test voltage equal to two times continuous rated voltage plus 1000V.

						TRA	NSFO	RMER	COUP	ED AM	PLIFIERS	3					
		Isola Volta		Isola Mode tion,	Rejec-	Leakage Current at Test	isola			ain nearity	Voltage Drift	Bias Cur-	±3dB	External	Temp.		
Description	Model	uous,	Test,	DC (dB)	60Hz (dB)	Voltage	dar Ω	pF	max (%)	typ. (%)	±μV/°C max	rent	Freq.	Isolation Power Required	Range	Package	Page
Low Drift ⁽²⁾	3450	+500	±2000	160	120	1	1012	16	±0.005	±0.0015	100	50nA	1.5	No	Com	Module	3-19
Low Bias FET	3451 3452 3455	±500 ±2000	±2000 ±5000	160 160 160	120 120 120	1 1 (3)	10 ¹² 10 ¹² 10 ¹²	16 16 16	±0.025 ±0.025 ±0.025	±0.005 ±0.005 ±0.005	100 100 100	25pA 10pA 20pA	2.5 2.5 2.5	No No ⁽⁴⁾ No ⁽⁴⁾	Com Com Com	Module Module Module	3-19 3-19 3-19
True 3-wire Instrumen- tation Amplifier	3456A 3456B	±2000 ±2000	±5000 ±5000	160	130 130	25 25	10 ¹²	14	±0.02 ±0.08	±0.01 ±0.03	2 + (150/G ₁) 1 + (75/G ₁)	50nA 50nA	2.5 2.5	No No	Com	Module Module	3-27 3-27
Highest Isolation Voltage	3656AG 3656BG	±3500 ±3500	±8000 ±8000	160 160	125 125	0.5 0.5	10 ¹²	6	±0.1 ±0.05	±0.03 ±0.03	25 + (500/G ₁) 5 + (1000/G ₁)	100nA 100nA	30 30	No No	Ind Ind	DIP DIP	3-41 3-41
	3656HG 3656JG	±3500 ±3500	±8000 ±8000	160 160	125 125	0.5 0.5	10 ¹²	6	±0.15 ±0.1	±0.03 ±0.03	200 + (1000/G ₁) 50 + (750/G ₁)	100nA 100nA	30 30	No No	Com	DIP DIP	3-41 3-41
	3656KG	±3500	±8000	160	125	0.5	1012	6	±0.1	±0.03	10 + (350/G ₁)	100nA	30	No	Com	DIP	3-41
	1					OF	TICAL	LLY C	OUPLE	D AMPL	IFIERS						7.5%
Balanced Current Input	3650HG 3650JG 3650KG 3650MG	±2000 ±2000 ±2000 ±2000	±5000 ±5000 ±5000 ±5000	140 140 140 140	120 120 120 120	0.25 ⁽⁵⁾ 0.25 ⁽⁵⁾ 0.25 ⁽⁵⁾ 0.25 ⁽⁵⁾	10 ¹² 10 ¹² 10 ¹² 10 ¹²	1.8 1.8 1.8 1.8	±0.2 ±0.1 ±0.05 ±0.2	±0.05 ±0.03 ±0.02 ±0.05	25 10 5 100	10nA 10nA 10nA 10nA	15 15 15 15	Yes ⁽⁶⁾ Yes ⁽⁶⁾ Yes ⁽⁶⁾ Yes ⁽⁶⁾	Ind Ind Ind Ind	DIP DIP DIP DIP	3-30 3-30 3-30 3-30
Balanced FET Input	3652HG 3652JG 3652MG	±2000 ±2000 ±2000	±5000 ±5000 ±5000	140 140 140	120 120 120	0.25 ⁽⁵⁾ 0.25 ⁽⁵⁾ 0.25 ⁽⁵⁾	10 ¹² 10 ¹² 10 ¹²	1.8 1.8 1.8	±0.2 ±0.1 ±0.2	±0.05 ±0.05 ±0.05	50 25 100	50nA 50nA 50nA	15 15 15	Yes ⁽⁶⁾ Yes ⁽⁶⁾ Yes ⁽⁶⁾	Ind Ind Ind	DIP DIP DIP	3-33 3-33 3-33
Low Drift * Wide Bandwidth	ISO100AP ISO100BP ISO100CP	750 750 750	2500 2500 2500	146 ⁽⁷⁾ 146 ⁽⁷⁾ 146 ⁽⁷⁾	108 ⁽⁷⁾ 108 ⁽⁷⁾ 108 ⁽⁷⁾	0.3 0.3 0.3	10 ¹² 10 ¹² 10 ¹²	2.5 2.5 2.5	0.4 0.1 0.07	0.1 0.01 0.02	10 ⁽⁷⁾ 4 ⁽⁷⁾ 4 ⁽⁷⁾	10nA 10nA 10nA	60 60	Yes ⁽⁶⁾ Yes ⁽⁶⁾ Yes ⁽⁶⁾	Ind Ind Ind	DIP DIP DIP	3-6 3-6 3-6

			DC/DC CON	VERTERS	_		
Description	Model	Input	Output	Isolation	Leakage Current	Package	Page
Regulated	546	4.5VDC to 5.5VDC, 400mA	Single-Bipolar, ±15V, 120mA	300V	Not Specified	Module	12-3
Isolated	722 722BG	5VDC to 16VDC, 120mA 5VDC to 16VDC, 120mA	Two-Bipolar, ±15V, 64mA/160mA	3500V ⁽⁷⁾ , 8000V ⁽⁷⁾ 3500V ⁽⁷⁾ , 8000V ⁽⁸⁾	1μA at 240V, 60Hz 1μA at 240V, 60Hz	DIP DIP	12-17 12-17
	724	5VDC to 16VDC, 125mA	Four-Bipolar, ±8V	100V ⁽⁷⁾ , 3000V ⁽⁸⁾	1µA at 240V, 60Hz	DIP	12-21

NOTES: (1) Com = 0° C to +70°C; Ind = -25° C to +85°C. (2) Bipolar. (3) Isolation voltage tested at 2500V, rms, 60Hz; leakage current tested for 2μ A max at 240V, rms, 60Hz. (4) ±15V at ±15mA isolated power available to power external circuitry. (5) At 240V/60Hz. (6) Models 722 or 724. (7) R_{IN} = 10k, Gain = 100. (8) Continuous. (9) Test.

ANALOG CIRCUIT FUNCTIONS

These circuits offer a broad range of versatile, proven and ready-touse analog computational functions designed to work in simple and complex instrumentation and control systems. Primarily they process and/or condition analog signals—usually for simulation of algebraic or trigonometric computations. Burr-Brown has the widest selection of such functions available in the industry. How you apply these circuits is limited only by your creative imagination!

MULTIPLIERS/DIVIDERS

You can select accuracy from 0.25% to 2% max from this complete line of integrated circuit multipliers. Most provide full four-quadrant multiplication. All are laser-trimmed for accuracy—no trim pots are needed to meet specified performance. These compact models bring the cost of high performance down to acceptable levels.

			MULTIPLIER	RS/DIVIDER	RS				
Model ⁽¹⁾	Transfer Function	Error max at 25°C %, max	Temperature Coefficient %/°C	Feed- through mV	Offset Voltage mV	1% Band- width kHz	Temp Range	Package	Page
4203J 4203K 4203S, (Q)	XY/10 :	2 1 1	0.04 0.04 0.04	50 50 50	20 20 20	40 40 40	Com Com MIL	TO-100 TO-100 TO-100	4-89 4-89 4-89
4204J 4204K 4204S, (Q)	XY/10 •	0.5 0.5 0.25	0.01 0.01 0.02	10 5 5	15 5 5	32 33 33	Ind Ind MIL	DIP DIP DIP	4-91 4-91 4-91
4205J	$(X_1 - X_2)(Y_1 - Y_2)/10$	2	0.04	50	20	40	Com	TO-100	4-89
4205K		1	0.04	50	20	40	Com	TO-100	4-89
4205S, (Q)		1	0.04	50	20	40	MIL	TO-100	4-89
4206J	XY/10	0.5	0.01	10	15	33	Com	DIP	4-97
4206K		0.25	0.01	5	5	33	Com	DIP	4-97
4213AM, (Q)	$[(X_1 - X_2)(Y_1 - Y_2)/10] + Z$	1	0.008	30	10	70	Ind	TO-100	4-103
4213BM		0.5	0.008	30	7	70	Ind	TO-100	4-103
4213SM		0.5	0.008	30	7	70	MIL	TO-100	4-103
4213/MIL Ser	ies		See M	ilitary Prod	ucts, page	kxi			
MPY100A	$[(X_1 - X_2)(Y_1 - Y_2)/10] + Z_2$	±2	0.017	100	50	70	Ind	TO-100	4-22
MPY100B		±1	0.008	30	10	70	Ind	TO-100	4-22
MPY100C		±0.5	0.008	30	7	70	Ind	TO-100	4-22
MPY100S		±0.5	0.025	30	7	70	MIL	TO-100	4-22
4214AP	$[(X_1 - X_2)(Y_1 - Y_2)/10] + Z$	1	0.02	30	10	70	Ind	DIP	4-110
4214BP		0.5	0.02	30	7	70	Ind	DIP	4-110
4214RM		1	0.02	30	10	70	Ind	DIP	4-110
4214SM		0.5	0.02	30	7	70	Ind	DIP	4-110

^{*}Same as model above.

NOTES: (1) "(Q)" indicates product also available with screening for increased reliability. See High Reliability Screening, page xxi. (2) Com = 0°C to +70°C; Ind = -25°C to +85°C; MIL = -55°C to +125°C.

SPECIAL FUNCTIONS

This group of models offers many different functions that are the quick, easy way to solve a wide variety of analog computational

problems. Most are in integrated circuit packages and are laser-trimmed for excellent accuracy.

		SPEC	CIAL FUNCTIONS			
Function	Model	Description	Comments	Temp Range	Package	Page
Multifunction Converter	4301 4302	Y(Z/X) ^m This function may be used to multiply, divide, raise to powers, take roots and form sine and cosine functions.	4301 is hermetically sealed and shielded in a metal package. 4302 is in a plastic package. Both units are pin-for-pin compatible.	Ind Ind	DIP DIP	4-114 4-116
	LOG100JP	K Log (I ₁ /I ₂)	Optimized for log ratio of current inputs. Specified over six decades of input (1nA to 1mA), 55mV total error, 0.25% log conformity.	Com	DIP	4-114
Logarithmic Amplifier	4127JG 4127KP	K Log (I ₁ /I _{REF})	A more versatile part which contains an internal reference and a current inverter. 1% and 0.5% accuracy.	Com Com	DIP DIP	4-82 4-82
$\sqrt{\frac{1}{T} \int_0^T Ein^2(t)}$	4340 dt	True rms-to-DC conversion based on a log-antilog computational approach.	Laser-trimmed, requires no external trimming for rated accuracy. Hermetically sealed in a metal package.	Ind	DIP	4-122
	4341	True rms-to-DC conversion based on a log-antilog computational approach.	Some external trimming required. Lower cost in plastic package. Pin compatible with 4340.	Ind	DIP	4-126

		SPECIAL I	FUNCTIONS (continued)			
Function	Model	Description	Comments	Temp Range	Package	Page
Peak Detector	4085BM 4085KG 4085SM	These are analog memory circuits which hold and provide read-out of a DC voltage equal to peak value of a complex input waveform.	Digital mode control provides reset capability and allows selection of peaks within a desired time interval. May be used to make peak-to-peak detector.	Com Ind MIL	DIP DIP DIP	4-74 4-74 4-74
Window Comparator	4115/04	Provides a window or dual limit for comparison. Unit has 3 inputs: one for a voltage that sets upper lim- mit, one for a voltage that sets lower limit, and one for a signal input.	The 3 outputs are capable of sinking up to 200mA of current, indicating if the input voltage is above, below, or in the window.	Com	Module	4-80

NOTES: (1) Com = 0 to $+70^{\circ}$ C; Ind = -25° C to $+85^{\circ}$ C; MIL = -55° C to $+125^{\circ}$ C.

DIVIDERS

The use of a special log/antilog committed divider design overcomes the major problem encountered when trying to use a multiplier in a divider circuit. Outstanding accuracy is maintained even at very low denominator voltages.

				DIV	/IDERS				
Model	Transfer Function	Input Range	Accuracy, max D = 250mV %	Temperature Coefficient %/°C	0.5% Bandwidth kHz	Rated Output, min	Temp Range ⁽¹⁾	Package	Page
DIV100HP DIV100JP DIV100KP	N/D 10 N/D 10 N/D 10	250mV to 10V	1.0 0.5 0.25	0.2 0.2 0.2	15 15 15	±10V, ±5mA ±10V, ±5mA ±10V, ±5mA	Ind Ind Ind	DIP DIP DIP	4-6 4-6 4-6

NOTES: (1) Ind = -25°C to +85°C.

FREQUENCY PRODUCTS

This group of products consists of precision oscillators and active

filters for both signal generation and attenuation. Both fixed frequency and user selected frequency units are available.

		FREC	QUENCY PRODUCTS			
Function	Model	Description	Comments	Temp Range ⁽¹⁾	Package	Page
Oscillator	4023/25	Fixed-frequency (customer-specified, 10Hz to 20kHz) provides a low distor- tion, stable amplitude sine wave output.	Frequency stability vs temperature: 0.04%/°C max. Amplitude stability vs temperature: 0.02%/°C max.	Ind	Module	4-89
	4423	Very-low cost in plastic package. Provides resistor programmable quadrature outputs (sine and cosine wave outputs simultaneously available).	Frequency range: 0.002Hz to 20kHz. Frequency stability: 0.01%/°C. Quadrature phase error: ±0.1%.	Com	DIP	4-130
Universal Active Filter	UAF41 UAF31 UAF21 UAF11	These filters provide a complex pole pair. Based on state variable approach, low-pass, high-pass and bandpass outputs are available.	Add only resistors to determine pole location (frequency and Q). Easily cascaded for complex filter responses.	Ind Ind Ind Ind	DIP DIP DIP DIP	4-60 4-52 4-44 4-44

NOTES: (1) Com = 0 to +70°C; Ind = -25°C to +85°C.

VOLTAGE REFERENCE

This product is a precision voltage reference which provides a +10V

output. The output can be adjusted with minimal effect on drift or stability.

			VOLTAG	E REFERENCE				86 - N. 1978
		Minimum	Maximum	Power S	Supply	Temp		
Model	Output (V)	Output (mA)	Drift (ppm/°C)	(V)	(mA)	Range ⁽¹⁾	Package	Page
REF10KM	+10.000 ±0.005	10	1	+13.5/35	4.5	Com	TO-99	4-30
REF10JM	+10.000 ±0.005	10	2	+13.5/35	4.5	Com	TO-99	4-30
REF10SM	+10.000 ±0.005	10	3	+13.5/35	4.5	MIL	TO-99	4-30
REF10RM	+10.000 ±0.005	10	6	+13.5/35	4.5	MIL	TO-99	4-30
REF101KM	+10.000 ±0.005	10	1	+13.5/35	4.5	Com	TO-99	4-36
REF101JM	+10.000 ±0.005	10	2	+13.5/35	4.5	Com	TO-99	4-36
REF101SM	+10.000 ±0.005	10	3	+13.5/35	4.5	MIL	TO-99	4-36
REF101RM	+10.000 ±0.005	10	6	+13.5/35	4.5	MIL	TO-99	4-36

NOTES: (1) Com = 0 to +70°C; MIL = -55°C to +125°C.

MODULAR POWER SUPPLIES

A broad line of compact, easily mounted encapsulated power supplies, AC/DC and DC/DC converters, are available from Burr-Brown. They are designed to power analog interface circuitry involving operational, instrumentation and isolation amplifiers, A/D and D/A converters and analog circuit functions in digital and analog systems. DC/DC converters offer high input-output isolation for those computer interface applications where analog circuitry must be floated independent of digital ground.

We provide a wide range of output voltages and current. International input voltage ratings are also available.

Burr-Brown offers one of the largest, most complete selections of high performance DC/DC converters in the industry. The new Power/Plus Series includes over 400 feature-packed, low cost converters to meet demanding power conversion requirements in such applications as process control, telecommunications, portable equip-

Products in this Supplement are indicated by a • next to model numbers; others are in the Product Data Book.

ment, automatic test systems and medical, airborne and shipboard electronics systems.

Surface-Mounted Device (SMD) technology is used exclusively in the production of Power/Plus converters, providing higher levels of DC/DC circuit performance in compact, rugged packages—all at no additional cost. Standard features of the Power/Plus Series—normally costly options in other conventional designs—include: input and output filtering; six-sided shielding; input overvoltage and output short-circuit protection; nonconductive packages; and, full UL544, VDE750 and CSA C22.2 dielectric withstand test compliance.

Power Plus converters also offer the best isolation voltage performance available—1000V peak minimum isolation voltage and 25pF isolation capacitance—and every unit is tested at 240VAC for barrier capacitance and leakage current.

			AC P	OWER SUPPLI	ES			
Description	Model	Rated Output	Rated Input	Regulation No Load to Full Load	Regulation Overrated Line Voltage	Output ⁽¹⁾ Ripple/ Noise	Package	Page
Dual ±15VDC Supply P.C.B. Mount	550 551 552 553 554	±15V, ±25mA ±15V, ±50mA ±15V, ±100mA ±15V, ±200mA ±15V, ±350mA	105VAC to 125VAC, 50Hz to 400Hz	±0.1% ±0.05% ±0.05% ±0.05% ±0.02%	±0.05% ±0.05% ±0.05% ±0.05% ±0.02%	2mV 0.5mV 0.5mV 0.5mV 0.5mV	Module Module Module Module Module	12-3 12-3 12-3 12-3 12-3
Dual ±15VDC Supply Chassis Mount	556 558	±15V, ±200mA ±15V, ±500mA	105VAC to 125VAC, 50Hz to 400Hz	±0.05% ±0.05%	±0.05% ±0.05%	1mV 1mV	Module Module	12-3 12-3
5VDC Supply P.C.B. Mount	560 561 562	5V ⁽⁵⁾ , ±250mA 5V ⁽⁵⁾ , ±500mA 5V ⁽⁵⁾ , ±1000mA	105VAC to 125VAC, 50Hz to 400Hz	±0.1% ±0.1% ±0.1%	±0.05% ±0.05% ±0.05%	1mV 1mV 1mV	Module Module Module	12-3 12-3 12-3

			DC/DC C	ONVERTERS			
Description	Model	Input	Output	Isolation	Leakage Current	Package	Page
Regulated	546	4.5VDC to 5.5VDC 400mA	Single-Bipolar ±15V, 120mA	300V	Not Specified	Module	12-3
Isolated	PWR70	10VDC to 18VDC	±15VDC, ±15mA	2000Vp	2μ A , max .	Module	12-9
	●PWR71	10VDC to 18VDC	±15VDC, ±25mA	1000VDC	3μA, max	Module	167
	●PWR74	10VDC to 20 VDC	±15VDC, ±25mA	1500V _{pk}	2μA, max	Module	169
	700	10VDC to 18VDC 89mA	±10VDC to ±18VDC (±1V tolerance) at 60mA total	1500Vp	1μA, max	Module	12-11
	700U ⁽⁵⁾	10VDC to 18VDC 89mA	±10VDC to ±18VDC (±1V tolerance) at 60mA total	2000Vp	1μA, max	Module	12-11
	710 ⁽⁶⁾	10VDC to 18VDC 100mA	Four sets of outputs each set: ±10VDC to ±18VDC (±1V tolerance) at 76mA total all outputs	1000Vр	1µA, max	Module	12-13
	722 722BG	5VDC to 16VDC 120mA	Two-Bipolar ±15V, 64mA	3500V ⁽⁵⁾ 8000V ⁽⁶⁾	1μA at 240V, 60Hz	DIP	12-17
	724	5VDC to 16VDC 125mA	Four-Bipolar ±8V	1000V ⁽⁵⁾ 3000V ⁽⁶⁾	1μA at 240V, 60Hz	DIP	12-24

NOTES: (1) At full load, rms (max). (2) 205VAC, 50Hz to 400Hz option available. (3) 90VAC to 110VAC, 50Hz to 400Hz option available. (4) 220VAC to 260VAC, 50Hz to 400Hz option available. (5) Models 700 and 700M have separate internal input and output shields. Models 700U and 700UM have no internal shields. Model 700M and 700UM are similar to Models 700/700U but, in addition, they are 100% screened to patient-connected circuit requirements for the leakage current (par. 27.5) and withstand voltage (par. 31.11) of UL544. Additional per unit charge for 700M or 700UM. See Product Data Sheet for complete specifications. (6) Model 710 provides 4 channels (sets) of isolated outputs. See Product Data Sheet for complete specifications.

			POW	ER/PLUS SER	IES				
7.14.4.4.1	RANGE OF KIRKEN		Single	e or Dual Out	put				
						rent (mA) by	Series Type		
Model	Input Voltage (VDC)	Output Voltage (VDC)	PWR 1xx	PWR 2xx	PWR 3xx	PWR 4xx	PWR 5xx	PWR 6xx	PWR 7x
PWR x00	5	5	90	300	200	600	200	400	1000
x01		12	38	125	84	250	84	167	417
x02		15	30	100	67	200	67	134	334
x03		±5	±45	±150	±100	±300	±100	±200	±500
x04		±12	±19	±63	±42	±125	±42	±84	±209
x05		±15	±15	±50	±34	±100	±34	±67	±167
PWR x06		5	90	300	200	600	200	400	1000
		12	38	125	84	250	84	167	417
x07			30	1				The second second	
x08		15		100	67	200	67	134	334
x09		±5	±45	±150	±100	±300	±100	±200	±500
x10		±12	±19	±63	±42	±125	±42	±84	±209
x11		±15	±15	±50	±34	±100	±34	±67	±167
PWR x12	2 15	5	90	300	200	600	200	400	1000
x13		12	38	125	84	250	84	167	417
x14		15	30	100	67	200	67	134	334
x15		±5	±45	±150	±100	±300	±100	±200	±500
x16		±12	±19	±63	±42	±125	±42	±84	±209
x17		±15	±15	±50	±34	±100	±34	±67	±167
PWR x18	24	5	90	300	200	600	200	400	1000
x19		12	38	125	84	250	84	167	417
x20		15	30	100	67	200	67	134	334
x21		±5	±45	±150	±100	±300	±100	±200	±500
x22		±12	±19	±63	±42	±125	±42	±84	±209
×23		±15	±15	±50	±34	±100	±34	±67	±167
PWR x24		5 12	90 38	300 125	200 84	600 250	200 84	400 167	1000 417
			30		67		67	1	
x26		15		100		200		134	334
x27		±5	±45	±150	±100	±300	±100	±200	±500
x28		±12	±19	±63	±42	±125	±42	±84	±209
x29		±15	±15	±50	±34	±100	±34	±67	±167
PWR x30	48	5	90	300	200	600	200	400	1000
x31	Section 1991 Annual Section (1997)	12	38	125	84	250	84	167	417
x32		15	30	100	67	200	67	134	334
x33		±5	±45	±150	±100	±300	±100	±200	±500
x34		±12	±19	±63	±42	±125	±42	±84	±209
x35	Control of the second of the s	±15	±15	±50	±34	±100	±34	±67	±167
		Page	166	166	166	166	166	166	166
				riple Output		e e e e e e e e e e e e e e e e e e e			
		Out	out Channel 1			Output Cha	annel 2	T	
Model	Input Voltage (VDC)	Voltage (VDC	Cur	rent (mA)	Voltage	(VDC)	Current (m	A)	Page
PWR 800 PWR 801	5	5		250	±1 ±1		±156 ±125		166
PWR 802 PWR 803	12	5		250	±1 ±1		±156 ±125		166
PWR 804 PWR 805	15	5		250	±1 ±1		±156 ±125		166
PWR 806 PWR 807	24	5		250	±1 ±1		±156 ±125		166
PWR 808 PWR 809	28	5		250	±1 ±1		±156 ±125		166
PWR 810 PWR 811	48	5		250	±1		±156 ±125		166

HIGH RELIABILITY SCREENING

Available from Burr-Brown as Standard Product

Burr-Brown O and /OM Programs offer a number of screened versions of standard industrial products at reasonable cost.

The Q and /QM Programs consist of screening standard industrial products in accordance with applicable test methods of MIL-STD-883. The screening sequence is listed in individual data sheets or in the Burr-Brown Q Program brochure LI-217F. The /QM Program uses MIL-STD-883, Internal Visual Inspection Method 2010 (for single die monolithics) or Method 2017 (for hybrid circuits) and Method 2050 for external visual.

The O Program uses Burr-Brown Internal Visual Inspection QC4118 (for complex hybrids) and Burr-Brown QC5150 for External Visual

These products are identified in this selection guide by "Q" or "QM" following the model number.

SCREENING SEQUENCE

Internal Visual See paragraph at left 100%	Screen	Procedure*	Requirement Performed
Droduct data sheet 100%		See paragraph at left	100%
Stabilization Bake	Electrical Test	Per appropriate Burr-Brown	
Temperature Cycling		product data sheet	100%
Hermeticity, Fine Leak	Stabilization Bake	MIL-STD-883, Method 1008	100%
Hermeticity, Gross Leak MIL-STD-883, Method 1014 100%	Temperature Cycling	MIL-STD-883, Method 1010	100%
Burn-In MIL-STD-883, Method 1015 100% Constant Acceleration (centrifuge) MIL-STD-883, Method 2001 100% Final Electrical Test product data sheet Per appropriate Burr-Brown product data sheet 100% External Visual Inspection See paragraph at left 100%	Hermeticity, Fine Leak	MIL-STD-883, Method 1014	100%
Constant Acceleration (centrifuge) MIL-STD-883, Method 2001 100% Final Electrical Test product data sheet Per appropriate Burr-Brown product data sheet 100% External Visual Inspection See paragraph at left 100%	Hermeticity, Gross Leak	MIL-STD-883, Method 1014	100%
(centrifuge) Final Electrical Test Per appropriate Burr-Brown product data sheet 100% External Visual Inspection See paragraph at left 100%	Burn-In	MIL-STD-883, Method 1015	100%
product data sheet 100% External Visual Inspection See paragraph at left 100%		MIL-STD-883, Method 2001	100%
그 집사들은 살아보고 하면 모든 그들이 가는 하는 이 이 이 때문에 가장 그 살아 없는 것을 모습니다.	Final Electrical Test		100%
*See detailed Screening Procedures for each product.	External Visual Inspection	See paragraph at left	100%
	*See detailed Screening Prod	cedures for each product.	

MILITARY PRODUCTS

Burr-Brown's Military Products meet the demand for high quality products for high reliability applications. They feature exceptional electrical performance from -55°C to +125°C, Hi-Rel manufacture, MIL-STD-883 class B screening, and reasonable prices.

They are designed to conservative and stringent MIL-M-38510 requirements, and are produced on a separate manufacturing line, which exceeds Burr-Brown's standard lines' quality. MIL-M-38510 and MIL-STD-883 processes and controls are used throughout. Cleanliness is impeccable, and the particle count in the assembly area is reduced by filtered, laminar air flow. The internal visual inspection is per method 2010 or 2017 and is performed three times. A monometallic wirebond system is used and anti-static precautions (including ion grids) and atmospheric moisture are constantly

Complete, 12- to 16-page detailed specifications (data sheets) are written in MIL-M-38510 format and contain the information necessary for non-standard parts approval by the procuring activity on government programs. They contain fully specified min and max parameters, tests performed, MIL-STD-883 class B screening and burn-in, qualification and quality conformance inspections, and life testing. Applications information and typical performance are included in most detailed specifications.

Applications for Burr-Brown's Military products range from critical applications, such as a missile or tactical weapon, to routine applications, such as signal processing or test equipment. Three electrical performance grades (U, V, and W) and two product assurance levels (standard and /883B) within each product series provide a performance/product assurance choice for each application.

/883B PROCESSING

Method	Requirements*
	Burr-Brown high reliability manu- facture includes traceability, rework and rebonding provisions, product and process change controls, date coding, etc.
MIL-STD-883 Method 5004	Class B, 100% Internal visual (Method 2010/2017) Stabilization bake Temperature cycle Hermaticity, fine leak Hermeticity, gross leak Interim electrical Burn-in Constant acceleration Final electrical External visual
MIL-STD-883 Method 5005/5008	Groups A & B plus periodic groups C** & D** • Group A - electrical tests • Group B - mechanical tests • Group C - die-related tests • Group D - package related tests
MIL-STD-883 Method 5005/5008	Groups A, B, C & D upon special request (Most recent data available)
	MIL-STD-883 Method 5004 MIL-STD-883 Method 5005/5008

** As required by MIL-STD-883.

Products in this Supplement are indicated by a • next to model numbers; others are in the Product Data Book.

			ANALOG-TO-D	IGITAL CONVERT	ERS			
Model	Resolution Bits	Linearity ±LSB, max	Conversion Time µsec, max	Gain Drift ±ppm/°C, max	Input Range V	Operating Temperature Range ⁽¹⁾	Package	Page
ADC87/883B ADC87 ADC87U/883B ADC87U ADC87V/883B ADC87V	12 12 12 12 12 12	1/2 1/2 1/2 1/2 1/2 1/2	8 8 10 10 10	15 15 15 15 15 15	£2.5. ±5. ±10. 0 to +5, 0 to +10	MIL MIL MIL MIL MIL MIL	32-pin DIP	11-8 11-8 11-8 11-8 11-8 11-8

Model	Resolution Bits	Linearity ±LSB, max	Monotonicity	Gain Drift ±ppm/°C, max	Settling Time max	Output Ranges	Operating Temperature Range ⁽¹⁾	Package	Page
DAC87-CBI-V/B	12	1/2	-55°C/+125°C	20	7µsec	(±2.5, ±5,	MIL	24-pin DIP	11-24
DAC87-CBI-V	12	1/2	-55°C/+125°C	20	7;usec	±10, +5,	MIL	24-pin DIP	11-24
DAC87U-CBI-V/B	12	1/2	-25°C/+85°C	20	7μsec	+10	MIL	24-pin DIP	11-24
DAC87U-CBI-V	12	1/2	-25°C/+85°C	20	7μsec	1	MIL	24-pin DIP	11-24
DAC87-CBI-I/B	12	1/2	-55°C/+125°C	20	400nsec	1	MIL	24-pin DIP	11-36
DAC87-CBI-I	12	1/2	-55°C/+125°C	20	400nsec	0 to 2mA.	MIL	24-pin DIP	11-36
DAC87U-CBI-I/B	12	1/2	-25°C/+85°C	20	400nsec	±1mA	MIL	24-pin DIP	11-36
DAC87U-CBI-I	12	1/2	-25°C/+85°C	20	400nsec	1	MIL	24-pin DIP	11-36
DAC870V/883B	12	1/2	-55°C/+125°C	25	7µsec		MIL	/ 24-pin	11-48
DAC870V	12	1/2	-55°C/+125°C	25	7μsec	I Carriera	MIL	DIP	11-48
DAC870U/883B	12	1/2	-25°C/+85°C	20	7µsec	£2.5,	MIL	ceramic	11-48
DAC870U	12	1/2	-25°C/+85°C	20	7µsec	±5, ±10,	MIL		11-48
DAC870VL/883B	12	1/2	-55°C/+125°C	25	7µsec	0 to +5,	MIL	€ 28-term.	11-48
DAC870VL	12	1/2	-55°C/+125°C	25	7µsec	0 to +10	MIL	leadless	11-48
DAC870UL/883B	12	1/2	-25°C/+85°C	20	7µsec		MIL	chip	11-48
DAC870UL	12	1/2	-25°C/+85°C	20	7µsec		MIL	carrier	11-48

		VOLT	AGE-TO-FREQUENCY C	CONVERTERS			
Model	V _{IN} Range V	F _{out} Range kHz, max	Linearity % FSR, max	Full Scale Drift ppm FSR/°C, max	Operating Temperature Range ⁽¹⁾	Package	Page
VFC32WM/883B	±10	200	±0.006 at 10kHz	±100 at 10kHz	MIL	TO-100	11-20
VFC32WM	±10	200	±0.006 at 10kHz	±100 at 10kHz	MIL	TO-100	11-20
VFC32VM/883B	±10	200	±0.01 at 10kHz	-400, +150 at 200kHz	MIL	TO-100	11-20
VFC32VM	±10	200	±0.01 at 10kHz	-400, +150 at 200kHz	MIL	TO-100	11-20
VFC32UM/883B	±10	200	±0.01 at 10kHz	±150 at 10kHz	MIL	TO-100	11-20
VFC32UM	±10	200	±0.01 at 10kHz	±150 at 10kHz	MIL	TO-100	11-20

			MULTIPLIER	as .				
Model	Accuracy at 25°C ±%, max	Accuracy at 125° C ±%, max	Feedthrough ±mV, max	Output Offset ±mV, max	Output V. mA, min	Operating Temperature Range ⁽¹⁾	Package	Page
4213WM/883B	1/2	4	50	25	±10, ±5	MIL	TO-100	11-151
4213WM	1/2	4	50	25	±10, ±5	MIL	TO-100	11-151
4213VM/883B	.1	4	100	30	±10, ±5	MIL	TO-100	11-151
4213VM	. 1	4	100	50	±10, ±5	MIL	TO-100	11-151
4213UM/883B	1	2(2)	100	50	±10, ±5	MIL	TO-100	11-151
4213UM	1.1	2 ⁽²⁾	100	50	±10, ±5	MIL	TO-100	11-151

NOTES: (1) U grade specified temperature range is -25°C to +85°C; all others specified over MIL temp range. (2) At +85°C.

Model PA600VM/883B PA600VM PA600UM/883B PA600UM	at 25°C ±mV, max 2 2 5 5	drift ±μV/° C max 20 20 80	Bias Current nA, max -100pA -100pA	Bandwidth Unity Gain MHz, min	Rate V/µsec, min 400	ts ±0.01% nsec	Compen- sation	Output V, mA, min	ting Temp. Range ⁽¹⁾	Package	Page
PA600VM PA600UM/883B PA600UM	2 5	20	-100pA	(5000 (3)	400	125				Package	Page
		80	100pA 100pA	A = 1000	400 400 400	125 150 150	external external external external	+10, ±200 ±10, ±200 ±10, ±200 ±10, ±200	MIL MIL MIL MIL	16-pin DIP	11-94 11-94 11-94 11-94
00R/883B 00U/883B	5 5	20 20 ⁽²⁾	±30 ±30	1 11	0.6 0.6	_	internal internal	±10, ±10 ±10, ±10	MIL MIL	TO-99 TO-99	11-132 11-132
10VM/883B	0.12	2	±25	0.25	0.5	÷	internal	±10, ±10	MIL	TO-99	11-143
PA105WM/883B PA105WM PA105VM/883B PA105VM PA105UM/883B	250 250 250 250 250 250	2 2 5 5 15 ¹²⁰	-1pA -1pA -1pA -1pA -1pA	1 1 1 1	0.9 0.9 0.9 0.9		internal internal internal internal internal	±10, ±10 ±10, ±10 ±10, ±10 ±10, ±10 ±10, ±10	MIL MIL MIL MIL MIL	TO-99 TO-99 TO-99 TO-99	11-74 11-74 11-74 11-74 11-74
	105WM/883B 105WM 105VM/883B 105VM	x105WM/883B 250 x105WM 250 x105VM/883B 250 x105VM/883B 250 x105UM/883B 250	1105VM/883B 250 2 1.105VM 250 2 1.105VM/883B 250 5 105VM/883B 250 5 105UM/883B 250 15 ⁽³⁾	105WM/883B	105VM/883B 250 2 -1pA 1 1.105VM 250 2 -1pA 1 1.05VM/883B 250 5 -1pA 1 105VM/883B 250 5 -1pA 1 105VM/883B 250 15 ^{tp} -1pA 1	\(\begin{array}{cccccccccccccccccccccccccccccccccccc	105VM/883B 250 2 -1pA 1 0.9 - 1105VM/883B 250 2 -1pA 1 0.9 - 1105VM/883B 250 5 -1pA 1 0.9 - 105VM/883B 250 5 -1pA 1 0.9 - 105VM/883B 250 15 ^{co} -1pA 1 0.9 -	105VM/883B 250 2 -1pA 1 0.9 - internal 105VM/883B 250 2 -1pA 1 0.9 - internal 105VM/883B 250 5 -1pA 1 0.9 - internal 105VM/883B 250 5 -1pA 1 0.9 - internal 105UM/883B 250 15 -1pA 1 0.9 - 105Ternal 105Te	105VM/883B 250 2 -1pA 1 0.9 -	105VM/883B 250 2 -1pA 1 0.9 -	105VM/883B 250 2 -1pA 1 0.9 -

		Offse	t Voltage	Bias	Bandwidth	Slew Rate	ts c, ±0.01%	Compen- sation	Output V, mA, min	Opera- ting	Package	Page
Description	Model	at 25°C ±mV, max	drift ±µV/°C max	Current nA, max	Unity Gain MHz, min	V/μsec, min				Temp. Range ⁽¹⁾		
Ultra Low	OPA106WM/883B	.250	5	-100fA	1	1.2	_	internal	±10, ±5	MIL	TO-99	11-84
Bias	OPA106WM	.250	5	-100fA	1	1.2	-	internal	±10, ±5	MIL	TO-99	11-84
Current	OPA106VM/883B	.250	10	-150fA	1	1.2		internal	±10, ±5	MIL	TO-99	11-84
	OPA106VM	.250	10	-150fA	1	1.2		internal	±10, ±5	MIL	TO-99	11-84
	OPA106UM/883B	.250	20(2)	-300fA	1	1.2	_	internal	±10, ±5	MIL	TO-99	11-84
	OPA106UM	.250	20(2)	-300fA	1	1.2		internal	±10, ±5	MIL	TO-99	11-84
Power	OPA8780VM/863B	10	30	05	5	15	_	internal	±30, ±60	MIL	TO-3	11-110
	OPA8780VM	10	30	05	5	15		internal	±30, ±60	MIL	TO-3	11-110
	OPA8780UM/883B	10	50	05	5	15	-	internal	±30, ±60	MIL	TO-3	11-110
	OPA8780UM	10	50	05	5	15		internal	±30, ±60	MIL	TO-3	11-110
High Power	●OPA8785UM	±10	±65	±40	1	1.5	_	internal	±20V, ±10A	MIL	TO-3	129
	OPA8785UM/883B	±10	±65	±40	1	1.5		internal	±20V, ±10A	MIL	TO-3	129
	●OPA8785VM	±5	±40	±20	1	1.5	_	internal	±26V, ±10A	MIL	TO-3	129
	OPA8785VM/883B	±5	±40	±20	1	1.5	_	internal	±26V, ±10A	MIL	TO-3	129

NOTES: (1) U grade specified temperature range is -25°C to +85°C; all others specified over MIL temp range. (2) -25°C to +85°C. (3) Gain-bandwidth product.

				INSTRU	JMENTATIO	ON AMPLIFIER	S				
	and the second		de la serie		100	Input Pa	rameters	Table 1990	11.00	97,000	
Description	Model	Gain Range ⁽¹⁾	Gain Accuracy G = 100, 25°C max	Gain Drift G = 100 ppm/°C, typ	Non- linearity G = 100 max	CMR, DC to 60Hz, G = 10 1kΩ Unbalmin	Offset Voltage vs Temp G = 100 max (µV/°C)	Dynamic Response G = 100 ±3dB BW (kHz)	Temp Range	Package	Page
Very High	INA258WG/883B	1-1000	0.10	22	0.007	96dB	0.5	25	MIL	DIP	11-61
Accuracy	INA258WG	1-1000	0.10	22	0.007	96dB	0.5	25	MIL	DIP	11-61
	INA258VG/883B	1-1000	0.10	22	0.007	96dB	1.0	25	MIL	DIP	11-61
	INA258VG	1-1000	0.10	22	0.007	96dB	1.0	25	MIL	DIP	11-61
	INA258UG/883B	1-1000	0.10	22	0.007	96dB	3.0	25	MIL	DIP	11-61
	INA258UG	1-1000	0.10	22	0.007	96dB	3.0	25	MIL	DIP	11-61
	INA258WL/883B	1-1000	0.10	22	0.007	96dB	0.5	25	MIL	ĺ.	11-61
	INA258WL	1-1000	0.10	22	0.007	96dB	0.5	25	MIL	/ 20-	11-61
	INA258VL/883B	1-1000	0.10	22	0.007	96dB	1.0	25	MIL	terminal	11-61
	INA258VL	1-1000	0.10	22	0.007	96dB	3.0	25	MIL	leadless	11-61
	INA258U./883B	1-1000	0.10	22	0.007	96dB	3.0	25	MIL	chip	11-61
	INA258UL	1-1000	0.10	22	0.007	96dB	3.0	25	MIL	carrier	11-61

NOTES: (1) Set with external resistor. (2) U grade specified temperature range is -25°C to +85°C; all others specified over MIL temperature range.

MICROCOMPUTER I/O SYSTEMS

This full line of μ C compatible I/O boards is available off-the-shelf. Design features let you put your microcomputer-based system together fast, using these analog and digital I/O's that offer: simple software requirements; memory-mapped designs; up to 64 input

Products in this Supplement are indicated by a ● next to model numbers; others are in the Product Data Book.

channels per board; analog inputs and outputs on the same board; 8- or 12-bit resolutions; software programmable gains; relay outputs; isolated digital I/O. Plug compatible with Intel, DEC, National, Motorola, Rockwell, Synertek, and others.

				ı	MULTIBUS"	NALOG I/O			
			Inj	puts	outs Analog		er		
	Analog	Analog	High	Low	Resolution	Chann	1612		
Model	Input	Output	Level	Level	(bits)	Input	Output	Features	Page
MP8305			•		12		4	Individual D/A converters	14-45
MP8316-V		•	•		12		16	Low cost per channel	14-49
MP8316-I		•			12		16	0 to 25mA inputs	14-49
MP8418	•		•	•	12	15 DIF/31 SE		Resistor programmable gain	14-51
MP8418-AO	•	•	•		12	15 DIF/31 SE	2	Resistor programmable gain	14-51
MP8418-PGA	•			•	12	15 DIF/31 SE		Software programmable gain	14-51
MP8418-PGA-AO	10 · 1	•	•	• 1	12	15 DIF/31 SE	2	Software programmable gain	14-51
MP8418-EXP	(1)		en.	(1)	(1)	48 DIF/96 SE		Analog input expander	14-55
MP8430	•			•	12	16 DIF		RTD excitation	14-58
MP8450	•				12	16 DIF		900V transformer isolated	14-60
MP8616	•	de la reconstrucción	•	•	8	16 SE	November 1991	Low cost	14-69

NOTE: (1) Must be used with MP8418, MP8418-AO, MP8418-PGA or MP8418-PGA-AO which govern MP8418-EXP performance. Multibus[™] Intel Corp.

			MI	JLTIBUS" DISCRETE	E I/O	
Model	Digital Input	Digital Output	Number Channels	Isolated	Features	Page
MP801		•	16	• • •	Relay output	14-8
MP802			32	•	Relay output	14-8
MP810	•		24	•	Contact closure input	14-10
MP810-NS	•	g Maryan, I	24		Voltage input	14-10
MP810-LV	•	laser fields	24	•	Low voltage inputs	14-10
MP810-AC	•		24	•	AC sense inputs	14-10
MP810-DB	•		24		Debounce circuit	14-10
MP820-05	•	Tell of the last	5		Count to 65,536	14-12
MP820-15	•		15	•	Count to 65,536	14-12
MP821-05	•	N. A.	5	•	Time measurement	14-12
MP821-15	•	202	15		Time measurement	14-12
MP830-72	•	•	72		Output read back	14-13
MP830-72R	•	•	72		Input terminators	14-13
MP840	•		24	•	Sequence of event detection	62
	14 per 14 e 18			MULTIBUS™ BOAR		100
Model	Function			Desc	cription	Page
MP85188	CPU		oard computer with 8 lel TTL I/O, 3 counters		nory sockets, 8k RAM supplied, dual RS-232C ports, er-definable features.	64

NOTES: (1) Must be used with MP8418, MP8418-AO, MP8418-PGA or MP8418-PGA-AO which govern MP8418-EXP performance. Multibus^{**} Intel Corp.

				MOTORO	LA MICROMO	DULES AN	ALOG I/O		
		144	Inp	uts	Analog	Number Channels			
	Analog	Analog	High	Low	Resolution				
Model	Input	Output	Level	Level	(bits)	Input	Outp	ut Features	Page
MP7105		•			12	1981	4	General purpose	14-33
MP7209	•			•	12	8 DIF		General purpose	14-37
MP7217	•	100	• • • •	•	12	16 SE	1	General purpose	14-37
MP7218	•		•	•	12	16 SE		Low cost	14-37
MP7432	•		•	•	8	32 DIF/64	SE	Low cost	14-39
MP7432-AO	•	•	•	•	8	32 DIF/64	SE 2	Low cost	14-39
MP7504		•			8		4	Isolated-fused outputs	14-41
MP7608-I	•		•		12	8 DIF		Fused inputs	14-43
		1		MOTORO	LA MICROMO	DDULES DI	GITAL I/O		
	Digital	Digital	Nun	nber					
Model	Input	Output	Char	nnels	Isolate	d		Features	Page
MP702		•	3	2	•			Reed relays	14-4
MP710	•		2	4	•			Dry contact closures	14-6
MP710-NS	•		2	4	•			Wet contact closures	14-6

DEC Q-BUS ANALOG I/O									
		Analog	Inputs High Low		Analog Resolution	Numbe Channe			
Model	Analog Input	Output	Level	Low Level	(bits)	Input	Output	Features	Page
MP1104 MP1216 MP1216-PGA	•		•		12 12 12	32 SE/16DE 32 SE/16DE	4	Individual D/A converters Resistor programmable gain Software programmable gain	14-14 14-16 14-16

VMEBUS ANALOG I/O									
	Analog	Analog	Ing High	Inputs High Low		Numb Chann			
Model	Input	Output	Level	Level	Resolution (bits)	Input	Output	Features	Page
MPV901			•	•	12	16DIF/32SE		Resistor programmable gain	14-72
MPV901A	•	•	•	•	12	16DIF/32SE	2	Resistor programmable gain	14-72
MPV901P	•		•	•	12	16DIF/32SE	2	Software programmable gain	14-72
MPV950S	•		•	1 2 2 3	12	16SE		High speed 3µsec throughput	14-84
MPV950D	•	and the	•		12	8DIF/8SE		High speed 3µsec throughput	14-84
MPV904	1000				12		16	Voltage output	69
MPV905		•	afficial file	A 21 3 5	12		8	Current output selectable from	71
	1000	99 - 62 V			et historyal vari			0-20-mA, 4-20mA, 5-25mA	
•MPV960	•		•		12	4SE		4-channel analog input card with TMS320 DSP chip on-board	77

			VMEBUS DIGITAL SIGNAL PROCESSING BOARD		
N	lodel	Function	Description	Page	
• SF	PV100	General Purpose DSP	DSP board based on TM5320 processor. Board incorporates two $4k \times 16$ -bit swinging buffer data memories and two program memories $(4k \times 16$ -bit PROM and a $4k \times 16$ -bit RAM). Applications include spectrum analysis, digital filtering, correlation, etc.		

VMEBUS DISCRETE I/O							
Model	Digital Input	Digital Output	Number Channels	Isolated	Comments	Page	
MPV902		•	32	•	Relay output	67	
●MPV910	•		32	•	Contact closure input	73	
MPV910-NS	• 5		32	•	Voltage input	73	
MPV910-LV	• 1		32	•	Low voltage input	73	
●MPV930-48		•	48		TTL, output readback	75	

는 사람들이 되는 경기에 되었다. 그 사람들이 되는 것이 되는 것이 되었다. 그런 사람들이 되었다. 그런	
그 사람들은 자동도 수 이야 되는 눈을 사람이 나는 나는 가장이 하는 것이 되었다. 이 가장이 되는 것은 것은 사람들이	





ADC80H

General Purpose ANALOG-TO-DIGITAL CONVERTER

FEATURES

- PIN-COMPATIBLE WITH INDUSTRY STANDARD ADC80
- <600mW POWER DISSIPATION</p>
- 15µsec conversion time with external clock
- 25µSEC MAXIMUM CONVERSION TIME
- ±0.012% INTEGRAL LINEARITY
- 12-BIT RESOLUTION
- FULLY SPECIFIED FOR OPERATION ON ±12V OR +15V SUPPLIES
- NO MISSING CODES −25°C TO +85°C
- PARALLEL AND SERIAL OUTPUTS
- 32-PIN HERMETIC PACKAGE

DESCRIPTION


The ADC80H is a 12-bit successive-approximation analog-to-digital converter, utilizing state-of-the-art CMOS and laser-trimmed bipolar die custom designed for freedom from latch-up and optimum AC performance. It is complete with a comparator, a monolithic 12-bit DAC which includes a 6.3V reference laser-trimmed for minimum temperature coefficient, and a CMOS logic chip containing the successive approximation register (SAR), clock, and all other associated logic functions.

Internal scaling resistors are provided for the selection of analog input signal ranges of $\pm 2.5 \text{V}, \pm 5 \text{V}, \pm 10 \text{V}, 0$ to +5 V, or 0 to +10 V. Gain and offset errors may be externally trimmed to zero, enabling initial end-point accuracies of better than $\pm 0.012\%$ ($\pm 1/2 \text{LSB}$). Like the industry standard ADC80, the ADC80H is completely specified for -25°C to $+85^{\circ}\text{C}$ operation.

The maximum conversion time of 25 µsec makes the ADC80H ideal for a wide range of 12-bit applica-

tions requiring system throughput sampling rates up to 40kHz. In addition, the ADC80H may be short-cycled for faster conversion speed with reduced resolution, and an external clock may be used to synchronize the converter to the system clock or to obtain higher-speed operation.

Data is available in parallel and serial form with corresponding clock and status signals. All digital input and output signals are TTL/LSTTL-compatible, with internal pull-up resistors included on all digital inputs to eliminate the need for external pull-up resistors on digital inputs not requiring connection. The ADC80H operates equally well with either $\pm 15 \rm V$ or $\pm 12 \rm V$ analog power supplies, and also requires use of a +5V logic power supply. However, unlike other ADC80-type products, a +5V analog power supply is not required. It is packaged in a hermetic 32-pin side-brazed ceramic dual-in-line package.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS


ELECTRICAL

 $T_{A}=+25^{\circ}C,\,\pm V_{CC}=12V$ or 15V, $V_{DD}=+5V$ unless otherwise specified.


MODEL		ADC80H-AH-12			
	MIN		MAX	UNITS	
RESOLUTION				Bits	
INPUT					
ANALOG					
Voltage Ranges: Unipolar		0 to +5, 0 to +10		V	
Bipolar		±2.5, ±5, ±10		V	
Impedance: 0 to +5V, ±2.5V	1 × 2 × 1	2.3		kΩ	
0 to +10V, +5V		4.6		kΩ	
±10V		9.2		kΩ	
DIGITAL	法特别的基				
Logic Characteristics (Over specification temperature range)	2.0		5.5	v	
V _{II} (Logic "1") V _{IL} (Logic "0")	-0.3		+0.8	v	
V_{IL} (Logic 0) I_{IH} ($V_{\text{IN}} = +2.7V$)	0.5		-150	μΑ	
I _{IL} (V _{IN} =+0.4V)			500	μΑ	
Convert Command Pulse Width ⁽¹⁾	100	- Marin 1997	2000	nsec	
TRANSFER CHARACTERISTICS		4		<u> </u>	
				T	
ACCURACY Gain Error ⁽²⁾		±0.1	±0.3	% of FSR ⁽³⁾	
Offset Error ⁽²⁾ : Unipolar		±0.05	±0.3	% of FSR	
Bipolar		±0.1	±0.3	% of FSR	
Linearity Error			±0.012	% of FSR	
Differential Linearity Error	1886 683		±3/4	LSB	
Inherent Quantization Error		1/2		LSB	
POWER SUPPLY SENSITIVITY					
$+13.5V \le +V_{CC} \le +16.5V \text{ or } +11.4V \le +V_{CC} \le +12.6V$		±0.003	±0.009	% of FSR/%V	
$-16.5V \le -V_{CC} \le -13.5V \text{ or } -12.6V \le -V_{CC} \le -11.4V$		±0.003	±0.009	% of FSR/%V	
$+4.5V \le V_{DD} \le +5.5V$		±0.002	±0.005	% of FSR/%V	
DRIFT					
Total Accuracy, Bipolar ⁽⁴⁾		±10	±23	ppm/°C	
Gain		±15	±30	ppm/°C	
Offset: Unipolar		±3		ppm of FSR/	
Bipolar		±7	±15	ppm of FSR/	
Linearity Error Drift		±1	±3 ±3/4	ppm of FSR/	
Differential Linearity over Temperature Range No Missing Code Temperature Range	-25		±3/4 +85	°C	
Monotonicity Over Temperature Range	20	Guaranteed		1	
CONVERSION TIME(5)	15	22	25	μsec	
OUTPUT					
DIGITAL (Bits 1-12, Clock Out, Status, Serial Out)		100000000000000000000000000000000000000		T	
Output Codes ⁽⁶⁾					
Parallel: Unipolar		CSB			
Bipolar		сов, стс			
Serial (NRZ) ⁽⁷⁾	1 1 1 1 4 4	CSB, COB		1.00	
Logic Levels: Logic 0 ($I_{sink} \le 3.2mA$)	10 A 10 A 10		+0.4	V	
Logic 1 ($I_{source} \le 80\mu A$)	+2.4V	al unique de agéria		, V V	
Internal Clock Frequency		545		kHz	
INTERNAL REFERENCE VOLTAGE					
Voltage Source Current Available for External Loads ⁽⁸⁾	+6.2 200	+6.3	+6.4		
Temperature Coefficient	200	±10	±30	μA ppm/°C	
POWER SUPPLY REQUIREMENTS			<u> </u>		
Voltage, ±V _{CC}	±11.4	±15	±16.5	V	
V _{DD}	+4.5	+5.0	+5.5	V	
Current, +I _{cc}	a North Tolk	5	8.5	mA	
-icc -icc -icc	egalis Teach	21	26	mA	
		11	15	mA	
Power Dissipation ($\pm V_{CC} = 15V$)	na jako katifania. Kangaran	450	595	mW	
TEMPERATURE RANGE (Ambient)					
Specification	-25		+85	000	
Storage	-65	1	+150	°C	

NOTES: (1) Accurate conversion will be obtained with any convert command pulse width of greater than 100nsec; however, it must be limited to 2µsec (max) to assure the specified conversion time. (2) Gain and offset errors are adjustable to zero. See "Optional External Gain and Offset Adjustments" section. (3) FSR means Full-Scale Range and is 20V for ±10V range, 10V for ±5V and 0 to ±10V ranges, etc. (4) Includes drift due to linearity, gain, and offset drifts. (5) Conversion time is specified using internal clock. For operation with an external clock see "Clock Options" section. This converter may also be short-cycled to less than 12-bit resolution for shorter conversion time; see "Short Cycle Feature" section. (6) CSB means Complementary Straight Binary, COB means Complementary Offset Binary, and CTC means Complementary Two's Complement coding. See Table 1 for additional information. (7) NRZ means non-return-to-zero coding. (8) External loading must be constant during conversion, and must not exceed 200µA for guaranteed specification.

CONNECTION DIAGRAM



MECHANICAL



ABSOLUTE MAXIMUM RATINGS

+V _{cc} to Analog Common	5.5V
−V _{cc} to Analog Common	
V _{DD} to Digital Common	+7V
Analog Common to Digital Common	
Logic Inputs (Convert Command, Clock In)	
to Digital Common0.3V to V _{DD} +0).5V
Analog Inputs (Analog In, Bipolar Offset)	
to Analog Common	3.5V
Reference Output Indefinite Short to Comm	on,
Momentary Short to	Vcc
Power Dissipation 1000	mW
Lead Temperature, Soldering+300°C, 10	sec
Thermal Resistance, θ_{JA}	
CAUTION: These devices are sensitive to electrostatic discha	rge.
Appropriate I.C. handling procedures should be followed.	- Tale - 1
Stresses above those listed under "Absolute Maximum Ratin	ıgs"
may cause permanent damage to the device. Exposure to absolute	lute
maximum conditions for extended periods may affect device re	elia-
bility.	

DISCUSSION OF SPECIFICATIONS

LINEARITY ERROR

Linearity error is defined as the deviation of actual code transition values from the ideal transition values. Under this definition of linearity (sometimes referred to as integral linearity), ideal transition values lie on a line drawn through zero (or minus full scale for bipolar operation) and plus full scale, providing a significantly better definition of converter accuracy than the best-straight-line-fit definition of linearity employed by some manufacturers.

The zero or minus full-scale value is located at an analog input value 1/2LSB before the first code transition (FFF_H to FFE_H). The plus full-scale value is located at an analog value 3/2LSB beyond the last code transition (001_H to 000_H). See Figure 1 which illustrates these relationships. A linearity specification which guarantees $\pm 1/2LSB$ maximum linearity error assures the user that no code transition will differ from the ideal transition value by more than $\pm 1/2LSB$.




FIGURE 1. ADC80H Transfer Characteristic Terminology.

Thus, for a converter connected for bipolar operation and with a full-scale range (or span) of 20V (\pm 10V operation), the minus full-scale value of -10V is 2.44mV below the first code transition (FFF_H to FFE_H at -9.99756V) and the plus full-scale value of +10V is 7.32mV above the last code transition (001_H to 000_H at +9.99268V). Ideal transitions occur ILSB (4.88mV) apart, and the \pm 1/2LSB linearity specification guarantees that no actual transition will vary from the ideal by more than 2.44mV. The LSB weights, transition values, and code definitions for each possible ADC80H analog input signal range are described in Table I.

CODE WIDTH (QUANTUM)

Code width (or quantum) is defined as the range of analog input values for which a given output code will occur. The ideal code width is ILSB, which for 12-bit operation with a 20V span is equal to 4.88V. Refer to Table I for LSB values for other ADC80H input ranges.

DIFFERENTIAL LINEARITY ERROR AND NO MISSING CODES

Differential linearity error is a definition of the difference between an ideal ILSB code width (quantum) and the actual code width. A specification which guarantees no missing codes requires that every code combination appear in a monotonically increasing sequence as the analog input is increased throughout the range, requiring that every input quantum must have a finite width. If an input quantum has a value of zero (a differential linearity error of -1LSB), a missing code will occur but the converter may still be monotonic. Thus, no missing codes represent a more stringent definition of performance than does monotonicity. ADC80H is guaranteed to have no missing codes to 12-bit resolution over its full specification temperature range.

QUANTIZATION UNCERTAINTY

Analog-to-digital converters have an inherent quantization error of $\pm 1/2$ LSB. This error is a fundamental property of the quantization process and cannot be eliminated.

UNIPOLAR OFFSET ERROR

An ADC80H connected for uniplolar operation has an analog input range of 0V to plus full scale. The first output code transition should occur at an analog input value 1/2LSB above 0V. Unipolar offset error is defined as the deviation of the actual transition value from the ideal value, and is applicable only to converters operating in the unipolar mode.

BIPOLAR OFFSET ERROR

A/D converter specifications have historically defined bipolar offset at the first transition value above the minus full-scale value. The ADC80H follows this convention. Thus, bipolar offset error for the ADC80H is

TABLE I. Input Voltages, Transition Values, LSB Values, and Code Definitions.

Binary (BIN) Output			Input Voltage Ran	ge and LSB Values		
Analog Input Voltage Range	Defined As:	±10V	±5V	±2.5V	0 to +10V	0 to +5V
Code Designation		COB* or CTC**	COB or CTC	COB or CTC	CSB***	CSB
One Least Significant Bit (LSB)	FSR/2 ⁿ n = 8 n = 10 n = 12	20V/2 ⁿ 78.13mV 19.53mV 4.88mV	10V/2 ⁿ 39.06mV 9.77mV 2.44mV	5V/2 ⁿ 19.53mV 4.88mV 1.22mV	10V/2 ⁿ 39.06mV 9,77mV 2.44mV	5V/2" 19.53mV 4.88mV 1.22mV
Transition Values MSB LSB 001 _H to 000 _H 800 _H to 7FF _H FFF _H to FFE _H	+Full Scale Mid Scale -Full Scale	+10V - 3/2LSB 0 -10V + 1/2LSB	+5V - 3/2LSB 0 -5V + 1/2LSB	+2.5V - 3/2LSB 0 -2.5V + 1/2LSB	+ 10V - 3/2LSB +5V 0 + 1/2LSB	+5V - 3/2LSB + 2.5V 0 + 1/2LSB

^{**}COB = Complementary Offset Binary **CTC = Complementary Two's Complement—obtained by using the complement of the most significant bit (MSB). MSB is available on pin 8.

defined as the deviation of the actual transition value from the ideal transition value located 1/2LSB above minus full scale.

GAIN ERROR

The last output code transition (001_H to 000_H) occurs for an analog input value 3/2LSB below the nominal plus full-scale value. Gain error is the deviation of the actual analog value at the last transition point from the ideal value.

ACCURACY DRIFT VS TEMPERATURE

The temperature coefficients for gain, unipolar offset, and bipolar offset specify the maximum change from the actual 25°C value to the value at the extremes of the specification range. The temperature coefficient applies independently to the two halves of the temperature range above and below +25°C.

POWER SUPPLY SENSITIVITY

Electrical specifications for the ADC80H assume the application of the rated power supply voltages of +5V and ± 12 V or ± 15 V. The major effect of power supply voltage deviations from the rated values will be a small change in the plus full-scale value. This change, of course, results in a proportional change in all code transition values (i.e. a gain error). The specification describes the maximum change in the plus full-scale value from the initial value for independent changes in each power supply voltage.

TIMING CONSIDERATIONS

Timing relationships of the ADC80H are shown in Figure 2. It should be noted that although the convert command pulse width must be between 100nsec and 2µsec to obtain the specified conversion time with internal clock, the ADC80H will accept longer convert commands with no loss of accuracy, assuming that the analog input signal is stable. In this situation, the actual indicated conversion time (during which status is high) for 12-bit operation will be equal to approximately 1µsec less than the sum of the factory-set conversion time and the length of the convert command. The code returned by the converter at the end of the conversion will accurately represent the analog input to the converter at the time the convert command returns to the low state. In addition, although the initial state of the converter will be indeterminate when power is first applied, it is designed to time-out and be ready to accept a convert command within approximately 25 µsec after power-up, provided that either an external clock source is present or the internal clock is not inhibited.

During conversion, the decision as to the proper state of any bit (bit "n") is made on the rising edge of clock pulse "n + 1". Thus, a complete conversion requires 13 clock pulses with the status output dropping from logic "1" to logic "0" shortly after the rising edge of the 13th clock pulse, and with valid output data ready to be read at that time. A new conversion may not be initiated until

50nsec after the fall of the last clock pulse (pulse 13 for 12-bit operation).

Additional convert commands applied during conversion will be ignored.




FIGURE 2. ADC80H Timing Diagram (nominal values at +25°C with internal clock).

DEFINITION OF DIGITAL CODES

Parallel Data

Three binary codes are available on the ADC80H parallel output; all three are complementary codes, meaning that logic "0" is true. The available codes are complementary straight binary (CSB) for unipolar input signal ranges, and complementary offset binary (COB) and complementary two's complement (CTC) for bipolar input signal ranges. CTC coding is obtained by complementing bit I (the MSB) relative to its normal state for CSB or COB coding; the complement of bit I is available on pin 8.

Serial Data

Two (complementary) straight binary codes are available on the serial output of the ADC80H; as in the parallel case, they are CSB and COB. The serial data is available only during conversion and appears with the most significant bit (MSB) occurring first. The serial data is synchronous with the internal clock as shown in the timing diagram of Figure 2. The LSB and transition values of Table I also apply to the serial data output, except that the CTC code is not available. All clock pulses available from the ADC80H have equal pulse widths to facilitate transfer of the serial data into external logic devices without external shaping.

LAYOUT AND OPERATING INSTRUCTIONS

LAYOUT PRECAUTIONS

Analog and digital commons are not connected together internally in the ADC80H, but should be connected together as close to the unit as possible, preferably to an analog common ground plane beneath the converter. If these common lines must be run separately, use wide conductor pattern and a $0.01\mu F$ to $0.1\mu F$ nonpolarized bypass capacitor between analog and digital commons at the unit. Low impedance analog and digital common returns are essential for low noise performance. Coupling between analog input lines and digital lines should be minimized by careful layout. For instance, if the lines must cross, they should do so at right angles. Parallel analog and digital lines should be separated from each other by a pattern connected to common. If external gain and offset potentiometers are used, the potentiometers and associated resistors should be located as close to the ADC80H as possible.

POWER SUPPLY DECOUPLING

The power supplies should be bypassed with $1\mu F$ to $10\mu F$ tantalum bypass capacitors located close to the converter to obtain noise-free operation. Noise on the power supply lines can degrade the converter's performance. Noise and spikes from a switching power supply are especially troublesome.

ANALOG SIGNAL SOURCE IMPEDANCE

The signal source supplying the analog input signal to the ADC80H will be driving into a nominal DC input impedance of $2.3k\Omega$ to $9.2k\Omega$ depending upon the range selected. However, the output impedance of the driving source should be very low, such as the output impedance provided by a wideband, fast-settling operational amplifier. Transients in A/D input current are caused by the changes in output current of the internal D/A converter as it tests the various bits. The output voltage of the driving source must remain constant while furnishing these fast current changes. If the application requires a sample/hold, select a sample/hold with sufficient bandwidth to preserve the accuracy or use a separate wideband buffer amplifier to lower the output impedance.

INPUT SCALING

The ADC80H offers five standard input ranges: 0V to +5V, 0V to +10V, $\pm 2.5V$, $\pm 5V$, and $\pm 10V$. The input range should be scaled as close to the maximum input signal range as possible in order to utilize the maximum signal resolution of the converter. Select the appropriate input range as indicated by Table II. The input circuit architecture is illustrated in Figure 3. Use of external padding resistors to modify the factory-set input ranges (such as addition of a small external input resistor to change the 10V range to a 10.24V range) will require matching of the external fixed resistor values to individual devices, due to the large tolerance of the internal

input resistors. Alternatively, the gain range of the converter may easily be increased a small amount by use of a low temperature coefficient potentiometer in series with the analog input signal or by the decreasing the value of the gain adjust series resistor in Figure 5.

TABLE II. ADC80H Input Scaling Connections.

Input Signal Range	Output Code	Connect Pin 12 To Pin	Connect Pin 14 To	Connect Input Signal To
±10V	COB or CTC	11	Input Signal	14
±5V	COB or CTC	. 11	Open	13
±2.5V	COB or CTC	11	Pin 11	13
0 to +5V	CSB	15	Pin 11	13
0 to +10V	CSB	15	Open	13




FIGURE 3. ADC80H Input Scaling Circuit.

CALIBRATION

Optional External Gain And Offset Adjustments

Gain and offset errors may be trimmed to zero using external offset and gain trim potentiometers connected to the ADC80H as shown in Figures 4 and 5 for both unipolar and bipolar operation. Multiturn potentiometers with 100ppm/°C or better TCR are recommended for minimum drift over temperature and time. These




FIGURE 4. Two Methods of Connecting Optional Offset Adjust.




FIGURE 5. Two Methods of Connecting Optional Gain Adjust.

pots may be of any value between $10k\Omega$ and $100k\Omega$. All fixed resistors should be 20% carbon or better. Although not necessary in some applications, pin 16 (Gain Adjust) should be preferably bypassed with a $0.01\mu F$ nonpolarized capacitor to analog common to minimize noise pickup at this high impedance point, even if no external adjustment is required.

Adjustment Procedure

OFFSET—Connect the offset potentiometer as shown in Figure 4. Set the input voltage to the nominal zero or minus full-scale voltage plus 1/2LSB. For example, referring to Table I, this value is -10V +2.44mV or -9.99756V for the -10V to +10V range.

With the input voltage set as above, adjust the offset potentiometer until an output code is obtained which is alternating between FFE_H and FFF_H with approximately 50% occurence of each of the two codes. In other words, the potentiometer is adjusted until bit 12 (the LSB) indicates a true (logic "0") condition approximately half the time.

GAIN—Connect the gain adjust potentiometer as shown in Figure 5. Set the input voltage to the nominal plus full-scale value minus 3/2LSB. Once again referring to Table 1, this value is +10V - 7.32mV or +9.99268V for

the -10V to +10V range. Adjust the gain potentiometer until the output code is alternating between $000_{\rm H}$ and $001_{\rm H}$ with an approximate 50% duty cycle. As in the case of offset adjustment, this procedure sets the converter end-point transition to a precisely known value.

CLOCK OPTIONS

The ADC80H is extremely versatile in that it can be operated in several different modes with either internal or external clock. Most of these options can be implemented with inexpensive TTL logic as shown in Figures 6 through 9. When operating with an external clock, the conversion time may be as short as 15μ sec (800kHz external clock frequency) with assured performance within specified limits. When operating with the internal clock, pin 19 (external clock input) and pin 20 (clock inhibit) may be left unconnected. No external pull-ups are required due to the inclusion of pull-up resistors in the ADC80H. Pin 20 (clock inhibit) must be grounded for use with an external clock, which is applied to pin 19.

SHORT-CYCLE FEATURE

A short-cycle input (pin 21) permits the conversion to be terminated after any number of desired bits has been converted, allowing shorter conversion times in applica-




FIGURE 6. Internal Clock—Normal
Operating Mode. (Conversion
initiated by the rising edge of
the convert command. The
internal clock runs only
during conversion.)




FIGURE 8. Continuous Conversion with

External Clock. (Conversion is
initiated by 14th clock pulse.

Clock runs continuously.)




FIGURE 7. Continuous External Clock. (Conversion initiated by rising edge of convert command. The convert command must be synchronized with clock.)




FIGURE 9. Continuous Conversion with 600nsec between Conversions. (Circuit insures that conversion will start when power is applied.)

tions not requiring full 12-bit resolution. In these situations, the short-cycle pin should be connected to the bit output pin of the next bit after the desired resolution. For example, when 10-bit resolution is desired, pin 21 is connected to pin 28 (bit 11). In this example, the conversion cycle terminates and status is reset after the bit 10 decision. Short-cycle pin connections and associated maximum 12-, 10-, and 8-bit conversion times (with internal clock) are shown in Table III. Also shown are recommended minimum conversion times (external clock) for these conversion lengths to obtain the stated accuracies. The ADC80H is not factory-tested for these external clock conversion speeds and the product is not guaranteed to achieve the stated accuracies under these operating conditions; the recommended values are offered as an aid to the user.

TABLE III. Short-Cycle Connections and Conversion Times for 8-, 10-, and 12-Bit Resolutions— ADC80H.

Resolution (Bits)	12	10	8
Connect pin 21 to	Pin 9 or NC	Pin 28	Pin 30
Maximum Conversion Time(1) Internal Clock (µsec)	25	22	18
Minimum Conversion Time ⁽¹⁾ External Clock (µsec)	15	13	10
Maximum Linearity Error At +25°C (% of FSR)	0.012	0.048	0.20

NOTE: (1) Conversion time to maintain ±1/2LSB linearity error.

ENVIRONMENTAL SCREENING

The inherent reliability of a semiconductor device is controlled by the design, materials, and fabrication of the device—it cannot be improved by testing. However, the use of environmental screening can eliminate the majority of those units which would fail early in their lifetimes (infant mortality) through the application of carefully selected accelerated stress levels. Burr-Brown Q models are environmentally screened versions of our standard industrial products, designed to provide enhanced reliability. The screening illustrated in Table IV is performed

to selected methods of MIL-STD-883. Reference to these methods provides a convenient way of communicating the screening levels and basic procedures employed; it does not imply conformance to any other military standards or to any methods of MIL-STD-883 other than those specified. Burr-Brown's detailed procedures may vary slightly, model-to-model, from those in MIL-STD-883.

TABLE IV. Screening Flow for ADC80H-AH-12Q

Screen	MIL-STD-883 Method, Condition	Screening Level
Internal Visual	Burr-Brown QC4118	
High Temperature Storage (Stabilization Bake)	1008, C	24 hour, +150°C
Temperature Cycling	1010, C	10 cycles, -65°C to +150°C
Constant Acceleration	2001, A	5000 G
Electrical Test	Burr-Brown test procedure	
Burn-in	1015, B	160 hour, +125°C, steady-state
Hermeticity: Fine Leak Gross Leak	1014, A1 or A2 1014, C	5 × 10 ⁻⁷ atm cc/sec bubble test only, preconditioning omitted
Final Electrical	Burr-Brown test procedure	
Final Drift	Burr-Brown test procedure	
External Visual	Burr-Brown QC5150	





ADC574A

Microprocessor-Compatible ANALOG-TO-DIGITAL CONVERTER

FEATURES

- COMPLETE 12-BIT A/D CONVERTER WITH REFERENCE, CLOCK, AND 8-, 12-, OR 16-BIT MICROPROCESSOR BUS INTERFACE
- IMPROVED PERFORMANCE SECOND SOURCE FOR 574A-TYPE A/D CONVERTERS

25µsec Maximum Conversion Time 150nsec Bus Access Time

Ao Input: Bus Contention During Read Operation Eliminated

- FULLY SPECIFIED FOR OPERATION ON ±12V OR ±15V SUPPLIES
- NO MISSING CODES OVER TEMPERATURE
 0°C to +75°C: ADC574AJH, KH Grades
 -55°C to +125°C: ADC574ASH, TH Grades

DESCRIPTION

The ADC574A is a 12-bit successive approximation analog-to-digital converter, utilizing state-of-the-art CMOS and laser-trimmed bipolar die custom-designed for freedom from latch-up and for optimum AC performance. It is complete with a self-


contained +10V reference, internal clock, digital interface for microprocessor control, and three-state outputs.

The reference circuit, containing a buried zener, is laser-trimmed for minimum temperature coefficient. The clock oscillator is current-controlled for excellent stability over temperature. Full-scale and offset errors may be externally-trimmed to zero. Internal scaling resistors are provided for the selection of analog input signal ranges of 0V to \pm 10V, 0V to \pm 20V, \pm 5V, and \pm 10V.

The converter may be externally programmed to provide 8- or 12-bit resolution. The conversion time for 12 bits is factory set for 20μ sec typical.

Output data are available in a parallel format from TTL-compatible three-state output buffers. Output data are coded in straight binary for unipolar input signals and bipolar offset binary for bipolar input signals.

The ADC574A, available in both industrial and military temperature ranges, requires supply voltages of $\pm 5V$ and $\pm 12V$ or $\pm 15V$. It is packaged in a hermetic 28-pin side-brazed ceramic DIP.



International Airport Industrial Park - P.O. Box 11400 - Tucson. Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

ELECTRICAL

 $T_A = +25$ °C, $V_{CC} = +12$ V or +15V, $V_{EE} = -12$ V or -15V, $V_{Logic} = +5$ V unless otherwise specified.

MODEL	ADC	574AJH, ADC5	74ASH	ADC	574AKH, ADC57	AATH.	
	MIN	TYP	, MAX	MIN	TYP	MAX	UNITS
RESOLUTION	710 A	Programme and the second	12	\$0.50	and the same of the same of the same of	298100 · 1993	Bits
INPUT		4.3		TA JANE			
ANALOG		1	T	T	<u> </u>		
Voltage Ranges: Unipolar		0 to +10, 0 to +	20				V
Bipolar		±5, ±10		A Section			V
Impedance: 0 to +10V, ±5V	3.7	5	6.3		1		kΩ
±10V, 0V to +20V	7.5	10	12.5		Tool of the constant and		kΩ
DIGITAL (CE, CS, R/C, A, 12/8)	Performance Charles	100	A 40 (10 (10 (10 (10 (10 (10 (10 (10 (10 (1	100 to	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	REPART OF PARTIES	* SANGE OF THE PARTY OF THE PAR
Over Temperature Range Voltages: Logic 1	+2.4(1)		+5.5	1			v
Logic 0	-0.5	14 14 14	+0.8			•	v
Current	-5	0.1	+5				μΑ
Capacitance		, 5	T dece				pF
TRANSFER CHARACTERISTICS						N. S. S.	
ACCURACY	Portroad or ell	Um (\$50.00) (\$25.00)	and the contract of the second	i kanganan denga	Self-Hydronign	and a desirence	Newson 3
At +25°C			1				
Linearity Error Unipolar Offset Error (adjustable to zero)			±1 ±2		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	±1/2	LSB LSB
Bipolar Offset Error (adjustable to zero)			±10	1		±4	LSB
Full-Scale Calibration Error ⁽²⁾	1 7 V 10	1	1 35.4				
(adjustable to zero)		1	±0.3	TO MAIN	No. What he	300 4 46 0 13 8	% of FS ⁽³⁾
No Missing Codes Resolution Inherent Quantization Error	11	±1/2		12	907 / 1869	10 10 10 10 10 10 10 10 10 10 10 10 10 1	Bits
Thin to Thax	rt Gastania	±1/2		Land of the	44 Table 14	1. Turning 1964	LSB
Linearity Error: J, K Grades			±1			±1/2	% of FS
S, T Grades			±1	11 77 3		-"-	% of FS
Full-Scale Calibration Error							
Without Initial adjustment ⁽²⁾ : J, K Grades	19 3 a 19 3 a 1	1	±0.5			±0.4	% of FS
S, T Grades Adjusted to zero at +25°C: J, K Grades			±0.8 ±0.22		1900, 1900 1 TO	±0.6 ±0.12	% of FS % of FS
S, T Grades			±0.5		U.S.	±0.25	% of FS
No Missing Codes Resolution	11	1450	1 - 73	12	105 339-0		Bits
POWER SUPPLY SENSITIVITY	a, summer					109/00/00/00	1 1 1 1 1 1
Change in Full-Scale Calibration	May Server	La constant		The second of the second	land the same of		
$+13.5V < V_{CC} < +16.5V \text{ or } +11.4V < V_{CC} < +12.6V$			±2			±1	LSB
-16.5V < V _{EE} < -13.5V or -12.6V < V _{EE} < -11.4V +4.5V < V _{LOGIC} < +5.5V			±2 ±1/2		tachia a',	±1	LSB LSB
CONVERSION TIME ⁽⁴⁾			11/2				LOD
8-Bit Cycle	10	13	17			•	μsec
12-Bit Cycle	15	20	25			: 10 m	μsec
DRIFT							
Unipolar Offset: J, K Grades		100	±10	de e de esta,	4534 4 3 3	±5	ppm/°C
S, T Grades	وي العالمة وا	La company	±5	Park and a	e y Bosenski	±2.5	ppm/°C
Change over Temperature Range, All Grades Bipolar Offset, All Grades	Land Mark		±2			±1	LSB
Change over Temperature Range: J, K Grades			±10 ±2			±5 ±1	ppm/°C LSB
S, T Grades	1 1 1 1 1		±4			±2	LSB
Full-Scale Calibration: J, K Grades			±45			±25	ppm/°C
S, T Grades	ere e e e egy tir.	The second second	±50	- Service September 198	and the second	±25	ppm/°C
Change over Temperature Range: J, K Grades S, T Grades			±9 ±20	100		±5	LSB
OUTPUT		L STATE STATE	1 120	1	ļ	±10	LSB
DIGITAL (DB ₁₁ - DB ₀ , STATUS)	Γ		To a second				
Over Temperature Range							
Output Codes: Unipolar	1134 - 213			ht Binary (USB)			
Bipolar	Listania			t Binary (BOB)			
Logic Levels: Logic 0 (I _{sink} = 1.6mA)	10.4	Piller Land	+0.4				٧
Logic 1 (I _{source} = 500μA) Leakage, Data Bits Only, High-Z State	+2.4 -5	0.1	+5	The State	313		V μA
Capacitance		5	'š	1			pF
INTERNAL REFERENCE VOLTAGE				194500			
Voltage	+9.9	+10.0	+10.1		1.50	e (1. • 4) (1.	٧
Source Current Available for External Loads ⁽⁵⁾	2.0		100.00				mA

ELECTRICAL (CONT)


T_A = +25°C, V_{CC} = +12V or +15V, V_{EE} = -12V or -15V, V_{LOGIC} = +5V unless otherwise specified.

MODEL	ADC	574AJH, ADCS	74ASH	ADC			
	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
POWER SUPPLY REQUIREMENTS			Alash Lisa (C.)				
Voltage: Vcc	+11.4		+16.5	Company of the		•	٧
The Ver and the second state of the second s	-11.4	Market 1	-16.5			•	V
V _{LOGIC}	+4.5		+5.5				V
Current: Icc		11	15	Tarris en en en en	•	•	mA
		21	28	The state of the s	*	1 4 material 1	mA
Logic	and the last	7	15		•		mA
Power Dissipation (±15V Supplies)		515	720			•	mW
TEMPERATURE RANGE (Ambient)							
Specification: J, K Grades	0		+75	•		•	ာင
S, T Grades	-55		+125	•		•	°C
Storage	-65	1	+150	talian an 🖦 🖦 e an S	of the second	Assault said	°C

^{*}Same specification as grade to the immediate left.

NOTES: (1) Although this guaranteed threshold is higher than the standard TTL guaranteed level (+2.0V), bus loading is much less. Typical input current is only 0.25% of a standard TTL load. (2) With fixed 50Ω resistor from REF OUT to REF IN. This parameter is also adjustable to zero at +25°C (see "Optional External Full Scale and Offset Adjustments" section). (3) FS in this specification table means Full-Scale Range. That is, for a ±10V input range, FS means 20V; for a 0 to +10V range, FS means 10V. Use of the term Full Scale for these specification instead of Full-Scale Range is consistent with other vendors' 574 and 574A specification tables. (4) See "Controlling the ADC574A" section for detailed information concerning digital timing. (5) External loading must be constant during conversion. When supplying an external load and operating on ±12V supplies, a buffer amplifier must be provided for the reference output.


CONNECTION DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Vcc to Digital C	ommon	0 to +16.5V
VEE to Digital C	ommon	0 to -16.5V
V _{LOGIC} to Digita	I Common	0 to +7V
Analog Commo	on to Digital Common	±1V
Control Inputs	(CE, CS, A., 12/8, R/C)
		0.5V to VLOGIC +0.5V
Analog Inputs	(REF IN, BIP OFF, 10V)	N)
		±16.5V
		±24V
		indefinite Short to Common,
Control of the Control		Momentary Short to Voc
Chip Temperate	ure: J, K, L Grades	+100°C
	S, T, U Grades	+150°C
Power Dissipat	ion	1000mW
		+300°C, 10sec
This was I Desire	ance. θ_{1A}	48°C/W

MECHANICAL



DISCUSSION OF SPECIFICATIONS

LINEARITY ERROR

Linearity error is defined as the deviation of actual code transition values from the ideal transition values. Ideal transition values lie on a line drawn through zero (or minus full scale for bipolar operation) and plus full scale. The zero value is located at an analog input value 1/2LSB before the first code transition (000_H to 001_H). The full-scale value is located at an analog value 3/2LSB beyond the last code transition (FFE_H to FFF_H) (see Figure 1).




FIGURE 1. ADC574A Transfer Characteristic Terminology.

Thus, for a converter connected for bipolar operation and with a full-scale range (or span) of $20V (\pm 10V)$, the zero value of -10V is 2.44mV below the first code transition (000_H to 001_H at -9.99756V) and the plus full-scale value of +10V is 7.32mV above the last code transition (FFE_H to FFF_H at +9.99268) (see Table 1).

NO MISSING CODES (DIFFERENTIAL LINEARITY ERROR)

A specification which guarantees no missing codes requires that every code combination appear in a monotonically-increasing sequence as the analog input is increased throughout the range. Thus, every input code width (quantum) must have a finite width. If an input quantum has a value of zero (a differential linearity error of -1LSB), a missing code will occur.

ADC57A KH and TH grades are guaranteed to have no missing codes to 12-bit resolution over their respective specification temperature ranges.

UNIPOLAR OFFSET ERROR

An ADC574A connected for unipolar operation has an analog input range of 0V to plus full scale. The first output code transition should occur at an analog input value 1/2LSB above 0V. Unipolar offset error is defined as the deviation of the actual transition value from the ideal value. The unipolar offset temperature coefficient specifies the change of this transition value versus a change in ambient temperature.

BIPOLAR OFFSET ERROR

A/D converter specifications have historically defined bipolar offset as the first transition value above the minus full-scale value. The ADC574A specification, however, follows the terminology defined for the 574 converter several years ago. Thus, bipolar offset is located near the midscale value of 0V (bipolar zero) at the output code transition $7FF_{\rm H}$ to $800_{\rm H}$.

Bipolar offset error for the ADC574A is defined as the deviation of the actual transition value from the ideal transition value located 1/2LSB below 0V. The bipolar offset temperature coefficient specifies the maximum change of the code transition value versus a change in ambient temperature.

FULL SCALE CALIBRATION ERROR

The last output code transition (FFE_H to FFF_H) occurs for an analog input value 3/2LSB below the nominal full-scale value. The full scale calibration error is the deviation of the actual analog value at the last transition point from the ideal value. The full-scale calibration temperature coefficient specifies the maximum change of the code transition value versus a change in ambient temperature.

POWER SUPPLY SENSITIVITY

Electrical specifications for the ADC574A assume the application of the rated power supply voltages of $\pm 5V$ and $\pm 12V$ or $\pm 15V$. The major effect of power supply

TABLE I. Input Voltages, Transition Values, and LSB Values.

Binary (BIN) Output	Input Voltage Range and LSB Values									
Analog Input Voltage Range	Defined As:	±10V	±5V	0 to +10V	0 to +20V					
One Least Significant Bit (LSB)	FSR 2 ⁿ n = 8 n = 12	20V 2 ⁿ 78.13mV 4.88mV	10V 2 ⁿ 39.06mV 2.44mV	10V 2 ⁿ 39.06mV 2.44mV	20V 2 ⁿ 78.13mV 4.88mV					
Output Transition Values FFE _H to FFF _H 7FFF _H to 800 _H 000 _H to 001 _H	+ Full-Scale Calibration Midscale Calibration (Bipolar Offset) Zero Calibration (- Full-Scale Calibration)	+10V - 3/2LSB 0 - 1/2LSB -10V + 1/2LSB	+5V - 3/2LSB 0 - 1/2LSB -5V + 1/2LSB	+10V - 3/2LSB +5V - 1/2LSB 0 + 1/2LSB	+20V - 3/2LSB +10V -1/2LSB 0 + 1/2LSB					

voltage deviations from the rated values will be a small change in the full-scale calibration value. This change, of course, results in a proportional change in all code transition values (i.e. a gain error). The specification describes the maximum change in the full-scale calibration value from the initial value for a change in each power supply voltage.

TEMPERATURE COEFFICIENTS

The temperature coefficients for full-scale calibration, unipolar offset and bipolar offset specify the maximum change from the +25°C value to the value at T_{MIN} or T_{MAX}.

QUANTIZATION UNCERTAINTY

Analog-to-digital converters have an inherent quantization error of $\pm 1/2$ LSB. This error is a fundamental property of the quantization process and cannot be eliminated.

CODE WIDTH (QUANTUM)

Code width, or quantum, is defined as the range of analog input values for which a given otuput code will occur. The ideal code width is ILSB.

INSTALLATION

LAYOUT PRECAUTIONS

Analog (pin 9) and digital (pin 15) commons are not connected together internally in the ADC574A, but should be connected together as close to the unit as possible and to an analog common ground plane beneath the converter on the component side of the board. In addition, a wide conductor pattern should run directly from pin 9 to the analog supply common, and a separate wide conductor pattern from pin 15 to the digital supply common.

If the single-point system common cannot be established directly at the converter, pin 9 and pin 15 should still be connected together at the converter; a single wide conductor pattern then connects these two pins to the system common. This single common path will typically carry about 1.5mA of current out of the converter. Codedependent currents do not flow in analog (pin 9) or digital (pin 15) commons. DC currents that flow are typically +7mA in pin 9 and -5.5mA in pin 15.

Coupling between analog input and digital lines should be minimized by careful layout. For instance, if the lines must cross, they should do so at right angles. Parallel analog and digital lines should be separated from each other by a pattern connected to common.

If external full scale and offset potentiometers are used, the potentiometers and associated resistors should be located as close to the ADC574A as possible. If no trim adjustments are used, the fixed resistors should likewise be as close as possible.

POWER SUPPLY DECOUPLING

The power supplies should be bypassed with 10µF tanta-

lum bypass capacitors located close to the converter to obtain noise-free operation. Noise on the power supply lines can degrade the converter's performance. Noise and spikes from a switching power supply are especially troublesome.

ANALOG SIGNAL SOURCE IMPEDANCE

The signal source supplying the analog input signal to the $\dot{A}DC574A$ will be driving into a nominal DC input impedance of either $5k\Omega$ or $10k\Omega$. However, the output impedance of the driving source should be very low, such as the output impedance provided by a wideband, fast-settling operational amplifier. Transients in A/D input current are caused by the changes in output current of the internal D/A converter as it tests the various bits. The output voltage of the driving source must remain constant while furnishing these fast current changes. If the application requires a sample/hold, select a sample/hold with sufficient bandwidth to preserve the accuracy or use a separate wideband buffer amplifier to lower the output impedance.

RANGE CONNECTIONS

The ADC574A offers four standard input ranges: 0V to +10V, 0V to +20V, $\pm 5V$, and $\pm 10V$. If a 10V input range is required, the analog input signal should be connected to pin 13 of the converter. A signal requiring a 20V range is connected to pin 14. In either case the other pin of the two is left unconnected. Full-scale and offset adjustments are described below.

To operate the converter with a 10.24V (2.5mV LSB) or 20.48V (5mV LSB) input range, insert a 200Ω potentiometer in series with pin 13 for the 10.24V range, or a 500Ω potentiometer in series with pin 14 for the 20.48V range. Use a fixed 50Ω , 1% resistor for R_2 (Figures 2 and 3). Offset adjustment is still performed as described below. Full-scale adjustment is performed as described below but with adjustment performed using the input potentiometer instead of R_2 .




FIGURE 2. Unipolar Configuration.




FIGURE 3. Bipolar Configuration.

CALIBRATION

OPTIONAL EXTERNAL FULL-SCALE AND OFFSET ADJUSTMENTS

Offset and full-scale errors may be trimmed to zero using external offset and full-scale trim potentiometers connected to the ADC574A as shown in Figures 2 and 3 for unipolar and bipolar operation.

CALIBRATION PROCEDURE— UNIPOLAR RANGES

If adjustment of unipolar offset and full scale is not required, replace R_2 with a 50Ω , 1% metal film resistor and connect pin 12 to pin 9, omitting the adjustment network.

If adjustment is required, connect the converter as shown in Figure 2. Sweep the input through the endpoint transition voltage (0V + 1/2LSB; +1.22mV for the 10V range, +2.44mV for the 20V range) that causes the output code to be DBO ON (high). Adjust potentiometer all other bits OFF. Then adjust full scale by applying an input voltage of nominal full-scale value minus 3/2LSB, the value which should cause all bits to be ON. This

value is +9.9963V for the 10V range and +19.9927V for the 20V range. Adjust potentiometer R₂ until bits DBI-DBII are ON and DBO is toggling ON and OFF.

CALIBRATION PROCEDURE—BIPOLAR RANGES

If external adjustments of full-scale and bipolar offset are not required, the potentiometers may be replaced by 50Ω , 1% metal film resistors.

If adjustments are required, connect the converter as shown in Figure 3. The calibration procedure is similar to that described above for unipolar operation, except that the offset adjustment is performed with an input voltage which is 1/2LSB above the minus full-scale value (-4.9988V for the $\pm 5V$ range, -9.9976V for the $\pm 10V$ range). Adjust R_1 for DB0 to toggle ON and OFF with all other bits OFF. To adjust full-scale, apply a DC input signal which is 3/2LSB below the nominal plus full-scale value (+4.9963V for $\pm 5V$ range, +9.9927V for $\pm 10V$ range) and adjust R_2 for DB0 to toggle ON and OFF with all other bits ON.

CONTROLLING THE ADC574A

The Burr-Brown ADC574A can be easily interfaced to most microprocessor systems and other digital systems. The microprocessor may take full control of each conversion, or the converter may operate in a stand-alone mode, controlled only by the R/\overline{C} input. Full control consists of selecting an 8- or 12-bit conversion cycle, initiating the conversion, and reading the output data when ready—choosing either 12 bits all at once, or 8 bits followed by 4 bits in a left-justified format. The five control inputs (12/8, \overline{CS} , A_0 , R/\overline{C} , and CE) are all TTL/CMOS-compatible. The functions of the control inputs are described in Table III. The control function truth table is listed in Table III.

STAND-ALONE OPERATION

For stand-alone operation, control of the converter is accomplished by a single control line connected to R/\overline{C} . In this mode \overline{CS} and A_o are connected to digital common and CE and $12/\overline{8}$ are connected to V_{LOGIC} (+5V). The output data are presented as 12-bit words. The

TABLE II. ADC574A Control Line Functions.

Pin Designation	Definition	Function
CE (Pin 6)	Chip Enable (active high)	Must be high ("1") to either initiate a conversion or read output data. 0-1 edge may be used to initiate a conversion.
ਨੇ (Pin 3)	Chip Select (active low)	Must be low ("0") to either initiate a conversion or read output data. 1-0 edge may be used to initiate a conversion.
R/Ĉ (Pin 5)	Read/Convert ("1" = read) ("0" = convert)	Must be low ("0") to initiate either 8 or 12-bit conversions. 1-0 edge may be used to initiate a conversion. Must be high ("1") to read output data. 0-1 edge may be used to initiate a read operation.
A _o (Pin 4)	Byte Address Short Cycle	In the start-convert mode, A_o selects 8-bit ($A_o = "1"$) or 12-bit ($A_o = "0"$) conversion mode. When reading output data in 2 8-bit bytes, $A_o = "0"$ accesses 8 MSBs (high byte) and $A_o = "1"$ accesses 4 LSBs and trailing "0s" (low byte).
12/8 (Pin 2)	Data Mode Select ("1" = 12 bits) ("0" = 8 bits)	When reading output data, $12/8$ = "1" enables all 12 output bits simultaneously. $12/8$ = "0" will enable the MSB's or LSB's as determined by the A _o line.

TABLE III. Control Input Truth Table.

CE	ĊŠ	R/C	12/8	Ao	Operation
0	×	×	X	х	None
X	1	X	X	х	None
٨	0	0	х	0	Initiate 12-bit conversion
٨	0	0	x	1	Initiate 8-bit conversion
1 1	V	0	х	0	Initiate 12-bit conversion
1	₩	0	X	1.1	Initiate 8-bit conversion
1	0		X	0	Initiate 12-bit conversion
1	0		X	1 1	Initiate 8-bit conversion
1	0	1	1	X	Enable 12-bit output
1	0	1	0	0	Enable 8 MSBs only
1	0	1	0	1	Enable 4 LSBs plus 4 trailing zeros

 stand-alone mode is used in systems containing dedicated input ports which do not require full bus interface capability.

Conversion is initiated by a high-to-low transition of R/\bar{C} . The three-state data output buffers are enabled when R/\bar{C} is high and STATUS is low. Thus, there are two possible modes of operation; conversion can be initiated with either positive or negative pulses. In either case the R/\bar{C} pulse must remain low for a minimum of 50nsec.

Figure 4 illustrates timing when conversion is initiated by an R/\overline{C} pulse which goes low and returns to the high state during the conversion. In this case, the three-state outputs go to the high-impedance state in response to the falling edge of R/\overline{C} and are enabled for external access of the data after completion of the conversion. Figure 5 illustrates the timing when conversion is initiated by a positive R/\overline{C} pulse. In this mode the output data from the previous conversion is enabled during the positive portion of R/\overline{C} . A new conversion is started on the falling edge of R/\overline{C} , and the three-state outputs return to the high-impedance state until the next occurrence of a high R/\overline{C} pulse. Table IV lists timing specifications for stand-alone operation.




FIGURE 4. R/\(\overline{\capacite}\) Pulse Low — Outputs Enabled After Conversion.




FIGURE 5. R/\overline{C} Pulse High — Outputs Enabled Only While R/\overline{C} Is High.

TABLE IV. Stand-Alone Mode Timing.

Symbol	Parameter	Min	Тур	Max	Units
tHRL	Low R/C Pulse Width	50			nsec
tos	STS Delay from R/C			200	nsec
t _{HDR}	Data Valid After R/C Low	25		1.00	nsec
tes	STS Delay After Data Valid	300	500	1000	nsec
tHRH	High R/C Pulse Width	150		1.5	nsec
toon	Data Access Time			150	nsec

FULLY CONTROLLED OPERATION Conversion Length

Conversion length (8-bit or 12-bit) is determined by the state of the A_o input, which is latched upon receipt of a conversion start transition (described below). If A_o is latched high, the conversion continues for 8 bits. The full 12-bit conversion will occur if A_o is low. If all 12 bits are read following an 8-bit conversion, the 3LSBs (DB0-DB2) will be low (logic 0) and DB3 will be high (logic 1). A_o is latched because it is also involved in enabling the output buffers. No other control inputs are latched.

CONVERSION START

The converter is commanded to initiate conversion by a transition occurring on any of three logic inputs (CE, \overline{CS} , and R/\overline{C}) as shown in Table III. Conversion is initiated by the last of the three to reach the required state and thus all three may be dynamically controlled. If necessary, all three may change states simultaneously, and the nominal delay time is the same regardless of which input actually starts conversion. If it is desired that a particular input establish the actual start of conversion, the other two should be stable a minimum of 50nsec prior to the transition of that input. Timing relationships for start of conversion timing are illustrated in Figure 6. The specifications for timing are contained in Table V.




FIGURE 6. Conversion Cycle Timing.

TABLE V. Timing Specifications.

Symbol	Parameter	Min	Тур	Max	Units
Convert Mode					
tosc	STS delay from CE		100	200	nsec
tHEC	CE Pulse width	50	30		nsec
tssc	CS to CE setup	50	20		nsec
tusc	CS low during CE high	50	20		nsec
tsac	R/C to CE setup	50	0		nsec
thrc	R/C low during CE high	50	20		nsec
ISAC	A _o to CE setup	0	0		nsec
thac	A _o valid during CE high	50	20		nsec
tc	Conversion time, 12 bit cycle	15	20	25	μsec
	8 bit cycle	10	13	17	μsec
Read Mode					
top	Access time from CE		75	150	nsec
tHD	Data valid after CE low	25	35		nsec
terc	Output float delay		100	150	nsec
tssa	CS to CE setup	50	0		nsec
tsaa	R/C to CE setup	0	0		nsec
tsar	A _o to CE setup	50	25		nsec
tusa	CS valid after CE low	0	0		nsec
thee	R/C high after CE low	0	0		nsec
than	A ₀ valid after CE low	50	25		nsec
t _{HS}	STS delay after data valid	300	500	1000	nsec

NOTE: Specifications are at +25°C and measured at 50% level of transitions.

The STATUS output indicates the current state of the converter by being in a high state only during conversion. During this time the three state output buffers remain in a high-impedance state, and therefore data cannot be read during conversion. During this period additional transitions of the three digital inputs which control conversion will be ignored, so that conversion cannot be prematurely terminated or restarted. However, if A_o changes state after the beginning of conversion, any additional start conversion transition will latch the new state of A_o, possibly resulting in an incorrect conversion length (8 bits vs 12 bits) for that conversion.

READING OUTPUT DATA

After conversion is initiated, the output data buffers remain in a high-impedance state until the following four logic conditions are simultaneously met: R/\overline{C} high, STATUS low, CE high, and \overline{CS} low. Upon satisfaction of these conditions the data lines are enabled according to the state of inputs $12/\overline{8}$ and A_o . See Figure 7 and Table V for timing relationships and specifications.

In most applications the $12/\bar{8}$ input will be hard-wired in either the high or low condition, although it is fully TTL-and CMOS-compatible and may be actively driven if desired. When $12/\bar{8}$ is high, all 12 output lines (DB0-DB11) are enabled simultaneously for full data word transfer to a 12-bit or 16-bit bus. In this situation the A_o state is ignored.

When 12/8 is low, the data is presented in the form of two 8-bit bytes, with selection of the byte of interest




FIGURE 7. Read Cycle Timing.

accomplished by the state of A_o during the read cycle. Connection of the ADC574A to an 8-bit bus for transfer of left-justified data is illustrated in Figure 8. The A_o input is usually driven by the least significant bit of the address bus, allowing storage of the output data word in two consecutive memory locations.

When A₀ is low, the byte addressed contains the 8MSBs. When A₀ is high, the byte addressed contains the 4LSBs from the conversion followed by four logic zeros which have been forced by the control logic. The left-justified

				Word	1							Word	12			
Processor	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Converter	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	0	0	0	0

FIGURE 8. 12-Bit Data Format for 8-Bit Systems.

formats of the two 8-bit bytes are shown in Figure 8. The design of the ADC574A guarantees that the $A_{\rm o}$ input may be toggled at any time with no damage to the converter; the outputs which are tied together as illustrated in Figure 9 cannot be enabled at the same time.

In the majority of applications the read operation will be attempted only after the conversion is complete and the STATUS output has gone low. In those situations requiring the earliest possible access to the data, the read may be started as much as 1.15µsec (t_{DD} max + t_{HS} max) before STATUS goes low. Refer to Figure 7 for these timing relationships.

ORDERING INFORMATION

Model	Temper- ature Range	Linearity Error, max (T _{MIN} to T _{MAX})	Resolution, No Missing Codes (T _{MIN} to T _{MAX})	Full- Scale TC, max (ppm/°C)
ADC574AJH	0°C to +75°C	±1LSB	11 Bits	±45
ADC574AKH	0°C to +75°C	±1/2LSB	12 Bits	±25
ADC574ASH	-55°C to +125°C	±1LSB	11 Bits	±50
ADC574ATH	−55°C to +125°C	±1LSB	12 Bits	±25




FIGURE 9. Connection to an 8-bit Bus.



ADC674A



Microprocessor-Compatible ANALOG-TO-DIGITAL CONVERTER

FEATURES

- COMPLETE 12-BIT A/D CONVERTER WITH REFERENCE, CLOCK, AND 8-, 12-, OR 16-BIT MICROPROCESSOR BUS INTERFACE
- IMPROVED PERFORMANCE SECOND SOURCE FOR 574A-TYPE A/D CONVERTERS

15µsec Maximum Conversion Time 150nsec Bus Access Time

- A. Input: Bus Contention During Read Operation Eliminated
- FULLY SPECIFIED FOR OPERATION ON ±12V OR ±15V SUPPLIES
- NO MISSING CODES OVER TEMPERATURE
 0°C to +75°C: ADC674AJH, KH Grades
 -55°C to +125°C: ADC674ASH, TH Grades

DESCRIPTION

The ADC674A is a 12-bit successive approximation analog-to-digital converter, utilizing state-of-the-art CMOS and laser-trimmed bipolar die custom-designed for freedom from latch-up and for optimum AC performance. It is complete with a self-


contained +10V reference, internal clock, digital interface for microprocessor control, and three-state outputs.

The reference circuit, containing a buried zener, is laser-trimmed for minimum temperature coefficient. The clock oscillator is current-controlled for excellent stability over temperature. Full-scale and offset errors may be externally-trimmed to zero. Internal scaling resistors are provided for the selection of analog input signal ranges of 0V to +10V, 0V to +20V, ±5V, and ±10V.

The converter may be externally programmed to provide 8- or 12-bit resolution. The conversion time for 12 bits is factory set for 15µsec maximum.

Output data are available in a parallel format from TTL-compatible three-state output buffers. Output data are coded in straight binary for unipolar input signals and bipolar offset binary for bipolar input signals.

The ADC574A, available in both industrial and military temperature ranges, requires supply voltages of $\pm 5V$ and $\pm 12V$ or $\pm 15V$. It is packaged in a hermetic 28-pin side-brazed ceramic DIP.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

ELECTRICAL $T_A = +25^{\circ}\text{C, V}_{CC} = +12\text{V or } +15\text{V, V}_{EE} = -12\text{V or } -15\text{V, V}_{LOGIC} = +5\text{V unless otherwise specified.}$

MODEL	ADC	674AJH, ADC6	74ASH	ADC6	74AKH, ADC6	74ATH	1
	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
RESOLUTION			12			•	Bits
INPUT							
ANALOG			1			T .	
Voltage Ranges: Unipolar		to +10, 0 to +	20		• •		V
Bipolar		±5, ±10	1		in the second		V
Impedance: 0 to +10V, ±5V	3.7	5	6.3				kΩ
±10V, 0V to +20V	7.5	10	12.5	•	•	100	kΩ
DIGITAL (CE, CS, R/C, Ao, 12/8)						1.00	1 1 1 1 1 1 1
Over Temperature Range							
Voltages: Logic 1	+2.4(1)	The state of the same	+5.5			Landing and	V
Logic 0 Current	-0.5 -5	0.1	+0.8 +5	100 0 10 MA	policina,		ν μA
Capacitance	7	5	T		Symplements		pF
TRANSFER CHARACTERISTICS	<u>kalendaria karaja.</u> Principalisi arabanya	<u> </u>	<u> </u>	التعارب والما		 	1
ACCURACY	30			1		1	
At +25°C		1.00				1	Property of
Linearity Error		\$450 Jan 17	±1	41 4 740 mag W		±1/2	LSB
Unipolar Offset Error (adjustable to zero)			±2				LSB
Bipolar Offset Error (adjustable to zero)	nija distrik		±10			±4	LSB
Full-Scale Calibration Error ⁽²⁾	Section 1		100			1	0
(adjustable to zero)	11		±0.3	12			% of FS [©] Bits
No Missing Codes Resolution Inherent Quantization Error	1	±1/2		'2		1	LSB
T _{MIN} to T _{MAX}		1//2					LSB
Linearity Error: J. K Grades	3.25%		±1			±1/2	LSB
S, T Grades			±1				LSB
Full-Scale Calibration Error						Internation	
Without Initial adjustment ⁽²⁾ : J, K Grades			±0.5			±0.4	% of FS
S, T Grades			±0.8	ter et a transfer et passerer	and the second second	±0.6	% of FS
Adjusted to zero at +25°C: J, K Grades			±0.22			±0.12	% of FS
S, T Grades No Missing Codes Resolution	11		±0.5	12		±0.25	% of FS Bits
POWER SUPPLY SENSITIVITY					The state of the state of	+	
Change in Full-Scale Calibration		6.484					
+13.5V < V _{cc} < +16.5V or +11.4V < V _{cc} < +12.6V		1	±2	10.00		±1	LSB
$-16.5V < V_{EE} < -13.5V \text{ or } -12.6V < V_{EE} < -11.4V$			±2			±1	LSB
+4.5V < V _{LOGIC} < +5.5V		RE 38% 1	±1/2				LSB
CONVERSION TIME							1 1 0 K 12 K
8-Bit Cycle	6	. 8	10				μsec
12-Bit Cycle	9	12	15		•		μsec
DRIFT			1 1 1000				1.5
Unipolar Offset: J, K Grades		15 (50)	±10			±5	ppm/°C
S, T Grades	V.	The state of	±5			±2.5	ppm/°C
Change over Temperature Range, All Grades	100	154-W174	±2 +10			±1	LSB
Bipolar Offset, All Grades Change over Temperature Range: J, K Grades	1 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1		±10			±5 ±1	ppm/°C
S, T Grades			±4	50.4755.50.00.00		±2	LSB
Full-Scale Calibration: J, K Grades			±45			±25	ppm/°C
S, T Grades			±50			±25	ppm/°C
Change over Temperature Range: J, K Grades			±9			±5	LSB
S, T Grades			±20			±10	LSB
оитрит							
DIGITAL (DB ₁₁ - DB ₀ STATUS)				Fig. 18 (19)			
Over Temperature Range	Tens		1.	1			
Output Codes: Unipolar		1		ght Binary (USB) et Binary (BOB)		The section	
Bipolar Logic Levels: Logic 0 (I _{sink} = 1.6mA)	10 m 10 m		+0.4	n binary (BUB)		1.00	v
Logic 1 (I _{surce} = 500µA)	+2.4		10.4	1 . 1			ľ
Leakage, Data Bits Only, High-Z State	-5	0.1	+5			1.00	μΑ
Capacitance		5				176 TH 17 T	pF
INTERNAL REFERENCE VOLTAGE		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1					
Voltage	+9.9	+10.0	+10.1	1		1	V
Source Current Available for External Loads ⁽⁵⁾	2.0		1 1 4 1 1 1 1	1 .	建设建筑 电压	48 The Republic	mA

ELECTRICAL (CONT)

 $T_A = +25$ °C, $V_{CC} = +12V$ or +15V, $V_{EE} = -12V$ or -15V, $V_{LOGIC} = +5V$ unless otherwise specified.

MODEL	ADC	674AJH, ADC67	'4ASH	ADC			
	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
POWER SUPPLY REQUIREMENTS							· · · · · · · · · · · · · · · · · · ·
Voltage: Vcc	+11.4		+16.5				V
V_{EE}	-11.4		-16.5	•			٧
VLOGIC	+4.5		+5.5	•			V
Current: Icc		11	15		•		mA
l _{EE}		21	28				mA
ILOGIC		7	15				mA
Power Dissipation (±15V Supplies)		515	720			•	mW
TEMPERATURE RANGE (Ambient)						2. 14. 14. 1. A.	
Specification: J, K Grades	0		+75	•		•	°C
S, T Grades	-55		+125	•		14.5	°C
Storage	-65		+150			• • • •	°C


^{*}Same specification as grade to the immediate left.

NOTES: (1) Although this guaranteed threshold is higher than the standard TTL guaranteed level (+2.0V), bus loading is much less. Typical input current is only 0.25% of a standard TTL load. (2) With fixed 50Ω resistor from REF OUT to REF IN. This parameter is also adjustable to zero at +25°C (see "Optional External Full Scale and Offset Adjustments" section). (3) FS in this specification table means Full-Scale Range. That is, for a ±10V input range, FS means 20V; for a 0 to +10V range, FS means 10V. Use of the term Full Scale for these specifications instead of Full-Scale Range is consistent with other vendors' 574 and 574A type specification tables. (4) See "Controlling the ADC674A" section for detailed information concerning digital timing. (5) External loading must be constant during conversion. When supplying an external load and operating on ±12V supplies, a buffer amplifier must be provided for the reference output.


ABSOLUTE MAXIMUM RATINGS

Vcc to Digital Common	0 to +16.5V
VEE to Digital Common	0 to -16.5V
V _{LOGIC} to Digital Common	0 to +7V
Analog Common to Digital Common	1 ±1V
Control Inputs (CE, CS, Ao, 12/8, R/	Ō)
to Digital Common	0.5V to V _{LOGIC} +0.5V
Analog Inputs (REF IN, BIP OFF, 10	VIN)
to Analog Common	
20V _{IN} to Analog Common	
REF OUT	Indefinite Short to Common
	Momentary Short to Voc
Chip Temperature: J, K Grades	+100°C
S, T Grades	+150°C
Power Dissipation	1000mW
Lead Temperature, Soldering	+300°C, 10sec
Thermal Resistance, θ _{JA}	48°C/W

CONNECTION DIAGRAM



MECHANICAL



DISCUSSION OF SPECIFICATIONS

LINEARITY ERROR

Linearity error is defined as the deviation of actual code transition values from the ideal transition values. Ideal transition values lie on a line drawn through zero (or minus full scale for bipolar operation) and plus full scale. The zero value is located at an analog input value 1/2LSB before the first code transition (000_H to 001_H). The full-scale value is located at an analog value 3/2LSB beyond the last code transition (FFE_H to FFF_H) (see Figure 1).




FIGURE 1. ADC674A Transfer Characteristic Terminology.

Thus, for a converter connected for bipolar operation and with a full-scale range (or span) of $20V (\pm 10V)$, the zero value of -10V is 2.44 mV below the first code transition (000_{H} to 001_{H} at -9.99756V) and the plus full-scale value of +10V is 7.32 mV above the last code transition (FFE_H to FFF_H at +9.99268) (see Table I).

NO MISSING CODES (DIFFERENTIAL LINEARITY ERROR)

A specification which guarantees no missing codes requires that every code combination appear in a monotonically-increasing sequence as the analog input is increased throughout the range. Thus, every input code width (quantum) must have a finite width. If an input quantum has a value of zero (a differential linearity error of -1LSB), a missing code will occur.

ADC674A KH and TH grades are guaranteed to have no missing codes to 12-bit resolution over their respective specification temperature ranges.

UNIPOLAR OFFSET ERROR

An ADC674A connected for unipolar operation has an analog input range of 0V to plus full scale. The first output code transition should occur at an analog input value 1/2LSB above 0V. Unipolar offset error is defined as the deviation of the actual transition value from the ideal value. The unipolar offset temperature coefficient specifies the change of this transition value versus a change in ambient temperature.

BIPOLAR OFFSET ERROR

A/D converter specifications have historically defined bipolar offset as the first transition value above the minus full-scale value. The ADC674A specification, however, follows the terminology defined for the 574 converter several years ago. Thus, bipolar offset is located near the midscale value of 0V (bipolar zero) at the output code transition 7FF_H to 800_H.

Bipolar offset error for the ADC674A is defined as the deviation of the actual transition value from the ideal transition value located 1/2LSB below 0V. The bipolar offset temperature coefficient specifies the maximum change of the code transition value versus a change in ambient temperature.

FULL SCALE CALIBRATION ERROR

The last output code transition (FFE_H to FFF_H) occurs for an analog input value 3/2LSB below the nominal full-scale value. The full scale calibration error is the deviation of the actual analog value at the last transition point from the ideal value. The full-scale calibration temperature coefficient specifies the maximum change of the code transition value versus a change in ambient temperature.

POWER SUPPLY SENSITIVITY

Electrical specifications for the ADC674A assume the application of the rated power supply voltages of +5V and $\pm 12V$ or $\pm 15V$. The major effect of power supply

TABLE I. Input Voltages, Transition Values, and LSB Values.

Binary (BIN) Output	Input Voltage Range and LSB Values									
Analog Input Voltage Range One Least Significant Bit (LSB)	Defined As:	±10V	±5V	0 to +10V	0 to +20V					
	<u>FSR</u> 2° n = 8 n = 12	20V 2 ⁿ 78.13mV 4.88mV	10V 2 ⁿ 39.06mV 2.44mV	10V 2 ⁿ 39.06mV 2.44mV	20V 2 ⁿ 78.13mV 4.88mV					
Output Transition Values FFE _H to FFF _H 7FFF _H to 800 _H 000 _H to 001 _H	+ Full-Scale Calibration Midscale Calibration (Bipolar Offset) Zero Calibration (- Full-Scale Calibration)	+10V - 3/2LSB 0 - 1/2LSB -10V + 1/2LSB	+5V - 3/2LSB 0 - 1/2LSB -5V + 1/2LSB	+10V - 3/2LSB +5V - 1/2LSB 0 + 1/2LSB	+20V - 3/2LSB ±10V - 1/2LSB 0 + 1/2LSB					

voltage deviations from the rated values will be a small change in the full-scale calibration value. This change, of course, results in a proportional change in all code transition values (i.e. a gain error). The specification describes the maximum change in the full-scale calibration value from the initial value for a change in each power supply voltage.

TEMPERATURE COEFFICIENTS

The temperature coefficients for full-scale calibration, unipolar offset and bipolar offset specify the maximum change from the +25°C value to the value at T_{MIN} or T_{MAX}.

QUANTIZATION UNCERTAINTY

Analog-to-digital converters have an inherent quantization error of $\pm 1/2$ LSB. This error is a fundamental property of the quantization process and cannot be eliminated.

CODE WIDTH (QUANTUM)

Code width, or quantum, is defined as the range of analog input values for which a given output code will occur. The ideal code width is ILSB.

INSTALLATION

LAYOUT PRECAUTIONS

Analog (pin 9) and digital (pin 15) commons are not connected together internally in the ADC674A, but should be connected together as close to the unit as possible and to an analog common ground plane beneath the converter on the component side of the board. In addition, a wide conductor pattern should run directly from pin 9 to the analog supply common, and a separate wide conductor pattern from pin 15 to the digital supply common.

If the single-point system common cannot be established directly at the converter, pin 9 and pin 15 should still be connected together at the converter; a single wide conductor pattern then connects these two pins to the system common. This single common path will typically carry about 3mA of current out of the converter. Code-pendent currents do not flow in analog (pin 9) or digital (pin 15) commons. DC currents that flow are typically 6mA in pin 9 and -3mA in pin 15.

Coupling between analog input and digital lines should be minimized by careful layout. For instance, if the lines must cross, they should do so at right angles. Parallel analog and digital lines should be separated from each other by a pattern connected to common.

If external full scale and offset potentiometers are used, the potentiometers and associated resistors should be located as close to the ADC674A as possible. If no trim adjustments are used, the fixed resistors should likewise be as close as possible.

POWER SUPPLY DECOUPLING

The power supplies should be bypassed with 10 µF tanta-

lum bypass capacitors located close to the converter to obtain noise-free operation. Noise on the power supply lines can degrade the converter's performance. Noise and spikes from a switching power supply are especially troublesome.

ANALOG SIGNAL SOURCE IMPEDANCE

The signal source supplying the analog input signal to the ADC674A will be driving into a nominal DC input impedance of either $5k\Omega$ or $10k\Omega$. However, the output impedance of the driving source should be very low, such as the output impedance provided by a wideband, fast-settling operational amplifier. Transients in A/D input current are caused by the changes in output current of the internal D/A converter as it tests the various bits. The output voltage of the driving source must remain constant while furnishing these fast current changes. If the application requires a sample/hold, select a sample/hold with sufficient bandwidth to preserve the accuracy or use a separate wideband buffer amplifier to lower the output impedance.

RANGE CONNECTIONS

The ADC674A offers four standard input ranges: 0V to +10V, 0V to +20V, ±5V, and ±10V. If a 10V input range is required, the analog input signal should be connected to pin 13 of the converter. A signal requiring a 20V range is connected to pin 14. In either case the other pin of the two is left unconnected. Full-scale and offset adjustments are described below.

To operate the converter with a 10.24V (2.5mV LSB) or 20.48V (5mV LSB) input range, insert a 200Ω potentiometer in series with pin 13 for the 10.24V range, or a 500Ω potentiometer in series with pin 14 for the 20.48V range. Use a fixed 50Ω , 1% resistor for R_2 (Figures 2 and 3). Offset adjustment is still performed as described below. Full-scale adjustment is performed as described below but with adjustment performed using the input potentiometer instead of R_2 .




FIGURE 2. Unipolar Configuration.




FIGURE 3. Bipolar Configuration.

CALIBRATION

OPTIONAL EXTERNAL FULL-SCALE AND OFFSET ADJUSTMENTS

Offset and full-scale errors may be trimmed to zero using external offset and full-scale trim potentiometers connected to the ADC674A as shown in Figures 2 and 3 for unipolar and bipolar operation.

CALIBRATION PROCEDURE— UNIPOLAR RANGES

If adjustment of unipolar offset and full scale is not required, replace R_2 with a 50 Ω , 1% metal film resistor and connect pin 12 to pin 9, omitting the adjustment network.

If adjustment is required, connect the converter as shown in Figure 2. Sweep the input through the endpoint transition voltage (0V + 1/2LSB; +1.22mV for the 10V range, +2.44mV for the 20V range) that causes the output code to be DBO ON (high). Adjust potentiometer R₁ until DBO is alternately toggling ON and OFF with all other bits OFF. Then adjust full scale by applying an input voltage of nominal full-scale value minus 3/2LSB, the value which should cause all bits to be ON. This

value is +9.9963V for the 10V range and +19.9927V for the 20V range. Adjust potentiometer R₂ until bits DB1-DB11 are ON and DB0 is toggling ON and OFF.

CALIBRATION PROCEDURE—BIPOLAR RANGES

If external adjustments of full-scale and bipolar offset are not required, the potentiometers may be replaced by 50Ω , 1% metal film resistors.

If adjustments are required, connect the converter as shown in Figure 3. The calibration procedure is similar to that described above for unipolar operation, except that the offset adjustment is performed with an input voltage which is 1/2LSB above the minus full-scale value (-4.9988V for the ± 5 V range, -9.9976V for the ± 10 V range). Adjust R_1 for DB0 to toggle ON and OFF with all other bits OFF. To adjust full-scale, apply a DC input signal which is 3/2LSB below the nominal plus full-scale value (+4.9963V for ± 5 V range, +9.9927V for ± 10 V range) and adjust R_2 for DB0 to toggle ON and OFF with all other bits ON.

CONTROLLING THE ADC674A

The Burr-Brown ADC674A can be easily interfaced to most microprocessor systems and other digital systems. The microprocessor may take full control of each conversion, or the converter may operate in a stand-alone mode, controlled only by the R/\overline{C} input. Full control consists of selecting an 8- or 12-bit conversion cycle, initiating the conversion, and reading the output data when ready—choosing either 12 bits all at once, or 8 bits followed by 4 bits in a left-justified format. The five control inputs $(12/\overline{8}, \overline{CS}, A_0, R/\overline{C},$ and CE) are all TTL/CMOS-compatible. The functions of the control inputs are described in Table II. The control function truth table is listed in Table III.

STAND-ALONE OPERATION

For stand-alone operation, control of the converter is accomplished by a single control line connected to R/\bar{C} . In this mode \bar{CS} and A_o are connected to digital common and CE and $12/\bar{8}$ are connected to V_{LOGIC} (+5V). The output data are presented as 12-bit words. The

TABLE II. ADC674A Control Line Functions.

Pin Designation	Definition	Function
CE (Pin 6)	Chip Enable (active high)	Must be high ("1") to either initiate a conversion or read output data. 0-1 edge may be used to initiate a conversion.
CS (Pin 3)	Chip Select (active low)	Must be low ("0") to either initiate a conversion or read output data. 1-0 edge may be used to initiate a conversion.
R/Ĉ (Pin 5)	Read/Convert ("1" = read) ("0" = convert)	Must be low ("0") to initiate either 8 or 12-bit conversions. 1-0 edge may be used to initiate a conversion. Must be high ("1") to read output data. 0-1 edge may be used to initiate a read operation.
A _o (Pin 4)	Byte Address Short Cycle	In the start-convert mode, A_o selects 8-bit (A_o = "1") or 12-bit (A_o = "0") conversion mode. When reading output data in 2 8-bit bytes, A_o = "0" accesses 8 MSBs (high byte) and A_o = "1" accesses 4 LSBs and trailing "0s" (low byte).
12/8 (Pin 2)	Data Mode Select ("1" = 12 bits) ("0" = 8 bits)	When reading output data, $12/\overline{8}=$ "1" enables all 12 output bits simultaneously. $12/\overline{8}=$ "0" will enable the MSB's or LSB's as determined by the A_o line.

TABLE III. Control Input Truth Table.

CE	CE CS		12/8	Ao	Operation
0	х	×	х	×	None
X	1	X	х	X	None
•	0	0	X	0	Initiate 12-bit conversion
	0	0	x	1	Initiate 8-bit conversion
i	₩	0	х	0	Initiate 12-bit conversion
1	₩	0	X	1	Initiate 8-bit conversion
1	0	₩	х	0	Initiate 12-bit conversion
1	0	₩ .	X	1	Initiate 8-bit conversion
1	0	- 1	1	х	Enable 12-bit output
1000	0	1	0	0	Enable 8 MSBs only
1	0	1	0	1	Enable 4 LSBs plus 4 trailing zeros

stand-alone mode is used in systems containing dedicated input ports which do not require full bus interface capability.

Conversion is initiated by a high-to-low transition of R/\overline{C} . The three-state data output buffers are enabled when R/\overline{C} is high and STATUS is low. Thus, there are two possible modes of operation; conversion can be initiated with either positive or negative pulses. In either case the R/\overline{C} pulse must remain low for a minimum of 50nsec.

Figure 4 illustrates timing when conversion is initiated by an R/\overline{C} pulse which goes low and returns to the high state during the conversion. In this case, the three-state outputs go to the high-impedance state in response to the falling edge of R/\overline{C} and are enabled for external access of the data after completion of the conversion. Figure 5 illustrates the timing when conversion is initiated by a positive R/\overline{C} pulse. In this mode the output data from the previous conversion is enabled during the positive portion of R/C. A new conversion is started on the falling edge of R/\overline{C} , and the three-state outputs return to the high-impedance state until the next occurrence of a high R/\overline{C} pulse. Timing specifications for stand-alone operation are listed in Table IV.




FIGURE 4. R/C Pulse Low — Outputs Enabled After Conversion.




FIGURE 5. R/\overline{C} Pulse High — Outputs Enabled Only While R/\overline{C} Is High.

TABLE IV. Stand-Alone Mode Timing.

Symbol	Parameter	Min	Тур	Max	Units
tHRL	Low R/C Pulse Width	50			nsec
tos	STS Delay from R/C	100		200	nsec
tHDR	Data Valid After R/C Low	25			nsec
tus	STS Delay After Data Valid	100	300	600	nsec
then	High R/C Pulse Width	150			nsec
toon	Data Access Time			150	nsec

FULLY CONTROLLED OPERATION Conversion Length

Conversion length (8-bit or 12-bit) is determined by the state of the A_o input, which is latched upon receipt of a conversion start transition (described below). If A_o is latched high, the conversion continues for 8 bits. The full 12-bit conversion will occur if A_o is low. If all 12 bits are read following an 8-bit conversion, the 3LSBs (DB0-DB2) will be low (logic 0) and DB3 will be high (logic 1). A_o is latched because it is also involved in enabling the output buffers. No other control inputs are latched.

CONVERSION START

The converter is commanded to initiate conversion by a transition occurring on any of three logic inputs (CE, \overline{CS} , and R/\overline{C}) as shown in Table III. Conversion is initiated by the last of the three to reach the required state and thus all three may be dynamically controlled. If necessary, all three may change states simultaneously, and the nominal delay time is the same regardless of which input actually starts conversion. If it is desired that a particular input establish the actual start of conversion, the other two should be stable a minimum of 50nsec prior to the transition of that input. Timing relationships for start of conversion timing are illustrated in Figure 6. The specifications for timing are contained in Table V.




FIGURE 6. Conversion Cycle Timing.

TABLE V. Timing Specifications.

Symbol	Parameter	Min	Тур	Mex	Units
Convert Mode					
tosc	STS delay from CE		100	200	nsec
tHEC	CE Pulse width	50	30	and the second	nsec
tssc	CS to CE setup	50	20		nsec
tesc	CS low during CE high	50	20		nsec
tsac	R/C to CE setup	50	0	Company of the state of	nsec
tHAC	R/C low during CE high	50	20	Specification of the second	nsec
tsac	A _o to CE setup	0	0		nsec
THAC	A _o valid during CE high	50	20		nsec
tc	Conversion time, 12 bit cycle	9	12	15	μsec
	8 bit cycle	6	8	10	μsec
Read Mode		A Service Serv			
too	Access time from CE		75	150	nsec
tHD	Data valid after CE low	25	35		nsec
tHL	Output float delay	AL PROPERTY OF THE PROPERTY OF THE	100	150	nsec
tssa	CS to CE setup	50	0		nsec
tsee	R/C to CE setup	0	0		nsec
tsar	A _o to CE setup	50	25	Secure Section	nsec
tesa	CS valid after CE low	0	0		nsec
t _{HRR}	R/C high after CE low	0	0		nsec
than	Ao valid after CE low	50	25		nsec
tes	STS delay after data valid	100	300	600	nsec

NOTE: Specifications are at +25°C and measured at 50% level of transitions.

The STATUS output indicates the current state of the converter by being in a high state only during conversion. During this time the three state output buffers remain in a high-impedance state, and therefore data cannot be read during conversion. During this period additional transitions of the three digital inputs which control conversion will be ignored, so that conversion cannot be prematurely terminated or restarted. However, if A₀ changes state after the beginning of conversion, any additional start conversion transition will latch the new state of A₀, possibly resulting in an incorrect conversion length (8 bits vs 12 bits) for that conversion.

READING OUTPUT DATA

After conversion is initiated, the output data buffers remain in a high-impedance state until the following four logic conditions are simultaneously met: R/\overline{C} high, STATUS low, CE high, and \overline{CS} low. Upon satisfaction of these conditions the data lines are enabled according to the state of inputs $12/\overline{8}$ and A_o . See Figure 7 and Table V for timing relationships and specifications.

In most applications the $12/\bar{8}$ input will be hard-wired in either the high or low condition, although it is fully TTL-and CMOS-compatible and may be actively driven if desired. When $12/\bar{8}$ is high, all 12 output lines (DB0-DB11) are enabled simultaneously for full data word transfer to a 12-bit or 16-bit bus. In this situation the A_o state is ignored.

When $12/\overline{8}$ is low, the data is presented in the form of two 8-bit bytes, with selection of the byte of interest




FIGURE 7. Read Cycle Timing.

accomplished by the state of A_o during the read cycle. Connection of the ADC674A to an 8-bit bus for transfer of left-justified data is illustrated in Figure 9. The A_o input is usually driven by the least significant bit of the address bus, allowing storage of the output data word in two consecutive memory locations.

When A_o is low, the byte addressed contains the 8MSBs. When A_o is high, the byte addressed contains the 4LSBs from the conversion followed by four logic zeros which have been forced by the control logic. The left-justified

				Word	1	11.50						Word	2			
Processor	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Converter	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	0	0	0	0
	L				L											

FIGURE 8. 12-Bit Data Format for 8-Bit Systems.

formats of the two 8-bit bytes are shown in Figure 8. The design of the ADC674A guarantees that the A_0 input may be toggled at any time with no damage to the converter; the outputs which are tied together as illustrated in Figure 9 cannot be enabled at the same time.

In the majority of applications the read operation will be attempted only after the conversion is complete and the STATUS output has gone low. In those situations requiring the earliest possible access to the data, the read may be started as much as 950nsec (t_{DD} max + t_{HS} max) before STATUS goes low. Refer to Figure 7 for these timing relationships.

ORDERING INFORMATION

Model	Temper- ature Range	Linearity Error, max (T _{MIN} to T _{MAX})	Resolution, No Missing Codes (T _{MIN} to T _{MAX})	Full- Scale TC, max (ppm/°C)
ADC674AJH	0°C to +75°C	±1LSB	11 Bits	±45
ADC674AKH	0°C to +75°C	±1/2LSB	12 Bits	±25
ADC674ASH	-55°C to +125°C	±1LSB	11 Bits	±50
ADC674ATH	−55°C to +125°C	±1LSB	12 Bits	±25




FIGURE 9. Connection to an 8-bit Bus.





ADC804

Serial Output ANALOG-TO-DIGITAL CONVERTER

FEATURES

- 17µsec CONVERSION TIME
- SERIAL OUTPUT—Ideal for applications requiring isolation or long-distance data transmission
- <500mW POWER DISSIPATION</p>
- 24-PIN DUAL-WIDE HERMETIC PACKAGE
- FULLY SPECIFIED FOR OPERATION ON ±12V OR ±15V SUPPLIES
- ±0.012% INTEGRAL LINEARITY
- 12-BIT RESOLUTION
- TWO TEMPERATURE RANGES AVAILABLE:
 ADC804BH for -25°C to +85°C Operation
 ADC804SH for -55°C to +125°C Operation
- NO MISSING CODES −25°C TO +85°C


DESCRIPTION

The ADC804 is a 12-bit successive approximation analog-to-digital converter, custom-designed for freedom from latch-up and for optimum AC performance. It is complete with a comparator, a monolithic 12-bit DAC which includes a 6.3V reference laser-trimmed for minimum temperature coefficient, and a CMOS logic chip containing the successive approximation register (SAR), clock, and all other associated logic funtions.

Internal scaling resistors are provided for the selection of analog input signal ranges of $\pm 2.5 \text{V}, \pm 5 \text{V}, \pm 10 \text{V}, 0$ to +5 V, or 0 to +10 V. Gain and offset errors may be externally trimmed to zero, enabling initial end-point accuracies of better than $\pm 0.012\%$ ($\pm 1/2 \text{LSB}$). The ADC804 has two grades, one completely specified for -25°C to $+85^{\circ}\text{C}$ operation (ADC804BH), and the other for -55°C to $+125^{\circ}\text{C}$ operation (ADC804SH).

The maximum conversion time of 17µsec makes the ADC804 ideal for a wide range of 12-bit applications requiring system throughput sampling rates up to 59kHz. In addition, an external clock may be used to synchronize the converter to the system clock or to obtain faster operation. As an added benefit for ADC80 users employing the serial output capability, the ADC804 is designed to replace or provide an alternate source to ADC80 with a minimum of circuit board changes and it provides a 40% reduction in conversion time.

Data is available in serial form with corresponding clock and status signals. Elimination of the parallel output capability enables the ADC804 to be the smallest fully self-contained 12-bit ADC available today. All digital input and output signals are TTL/LSTTL-compatible, with internal pull-up resistors included on all digital inputs to eliminate the need for external pull-up resistors on digital inputs not requiring connection. The ADC804 operates equally well with either ±15V or ±12V analog power supplies, and also requires use of a +5V logic supply. It is packaged in a hermetic 24-pin side-brazed ceramic dual-in-line package.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

ELECTRICAL


 $T_{A}=+25^{\circ}C,\,\pm V_{CC}=12V$ or 15V, $V_{DD}=+5V$ unless otherwise specified.

MODEL	7	ADC804BH					
	MIN	TYP	MAX	MIN	TYP"	MAX	UNITS
RESOLUTION			12				Bits
INPUT							
ANALOG	en la sua	45.	er i sa a se deservi	ja je grav	ada eks	rgen i Latines	Marie Ales Indian
Voltage Ranges: Unipolar		to +5, 0 to +					v
Bipolar	- 10	±2.5, ±5, ±1	0				V
Impedance: 0 to +5V, ±2.5V 0 to +10V, +5V		2.3 4.6			:		kΩ kΩ
±10V	***	9.2	100	1 1 Dec 1			kΩ
DIGITAL		3.5					- N.
Logic Characteristics (over specification temperature range)							
V _{IH} (logic "1")	2.0	10 to 2000	5.5	\$144 \$100 P	Company of	at his and he	v
V _{IL} (logic "0")	-0.3		+0.8	•			V
$I_{IH} (V_{IN} = +2.7V)$			-150				μА
$I_{IL}\left(V_{IN}=+0.4V\right)$			500			w	μΑ
Convert Command Pulse Width	100		1200		<u> </u>	سنبط	nsec
TRANSFER CHARACTERISTICS							
ACCURACY			100				
Gain Error''' Offset Error''': Unipolar		±0.1 ±0.05	±0.3 ±0.2		1 .		% of FSR
Bipolar		±0.05	±0.2 ±0.3	197			% of FSR
Linearity Error			±0.012	144.00	1477 4 4 5 1	•	% of FSR
Differential Linearity Error		39.25	±1				LSB
Inherent Quantization Error		1/2					LSB
POWER SUPPLY SENSITIVITY						COLUMN TO	
$+13.5V \le +V_{cc} \le +16.5V \text{ or } +11.4V \le +V_{cc} \le +12.6V$		±0.003	±0.009	- MAR	Life A		% of FSR/%V
$-16.5V \le -V_{CC} \le -13.5V \text{ or } -12.6V \le -V_{CC} \le -11.4V$		±0.003	±0.009		3.0	er e isan	% of FSR/%V
$+4.5V \le V_{DD} \le +5.5V$		±0.002	±0.005			1 V .	% of FSR/%V
DRIFT						reds flyg	
Total Accuracy, Bipolar ⁽³⁾ Gain		±10 ±15	±23 ±30				ppm/°C
Gain Offset: Unipolar		±15	±30	3.500		38	ppm/°C
Bipolar		±7	±15	Jan S.		95 of •65	ppm of FSR/°
Linearity Error Drift		±1	±3			•	ppm of FSR/°
Differential Linearity over Temperature Range			+1, -3/4	100		•	LSB
No Missing Code Temperature Range	-25	1	+85	-55		+125	•℃
Monotonicity Over Temperature Range		Guaranteed			Guaranteed		38235
CONVERSION TIME 4"		15	17			•	μsec
OUTPUTS							
DIGITAL(Clock Out, Status, Serial Out)		1000		5.1 (6.8)		d Pho	Paragraph of
Output Codes, Serial (NRZ) ⁽⁵⁾		CSB,COB					V
Logic Levels: Logic 0 (I _{sink} ≤ 3.2mA) Logic 1 (I _{source} ≤ 80μA)	+2.4		+0.4				v
Internal Clock Frequency		92.3					kHz
INTERNAL REFERENCE VOLTAGE						1000	
Voltage	+6.2	+6.3	+6.4	·	·	•	v
Source Current Available for External Loads ⁽⁶⁾	200					arte (1 a)	μΑ
Temperature Coefficient		±10	±30		100 × 1 0/3	ar ar siye	ppm/°C
POWER SUPPLY REQUIREMENTS			140	1 1 60	Market and		144
Voltage, ±Vcc	±11.4	±15	±16.5			Ser galax	Į ,
V _{DD} Current, +Icc	+4.5	+5.0 5	+5.5 8.5	13414			V mA
-loc		21	8.5 26	1.50		Land Sant	mA
l _{op}		11	15	n sakara yaket Tangan			mA
Power Dissipation (±V _{cc} = 15V)		450	595	1 to			mW
TEMPERATURE RANGE (Ambient)							
Specification	-25	I grafter su	+85	-55		+125	•c
opecification							

^{*}Same as specification for ADC804BH.

NOTES: (1) Gain and offset errors are adjustable to zero. See "Optional External Gain and Offset Adjustments" section. (2) FSR means full-scale range and is 20V for ±10V Range, 10V for ±5V and 0 to +10V ranges, etc. (3) Includes drift due to linearity, gain, and offset drifts. (4) Conversion time is specified using internal clock. For operation with an external clock see "Clock Options" section. (5) CSB means Complementary Straight Binary, and COB means Complementary Offset Binary, NRZ means non-return-to-zero coding. See Table I for additional information. (6) External loading must be constant during conversion, and must not exceed 200µA for guaranteed specifications.

CONNECTION DIAGRAM



ABSOLUTE MAXIMUM RATINGS

+V _{cc} to Analog Common	0 to +16.5V
-Vcc to Analog Common	0 to -16.5V
V _{DD} to Digital Common	
Analog Common to Digital Common	
Logic Inputs (Convert Command, Clock In)	
to Digital Common	0.3V to V _{DD} +0.5V
Analog Inputs (Analog In, Bipolar Offset)	
to Analog Common	±16.5V
Reference Output Indefin	
Power Dissipation	
Lead Temperature, Soldering	
Thermal Resistance, θ _{JA}	
Stresses above those listed under "Absolu may cause permanent damage to the device maximum conditions for extended periods r	Exposure to absolute

CAUTION: These devices are sensitive to electrostatic discharge. Appropriate I.C. handling procedures should be followed.


DISCUSSION OF SPECIFICATIONS

LINEARITY ERROR

Linearity error is defined as the deviation of actual code transition values from the ideal transition values. Under this definition of linearity (sometimes referred to as integral linearity), ideal transition values lie on a line drawn through zero (or minus full scale for bipolar operation) and plus full scale, providing a significantly better definition of converter accuracy than the best-straight-line-fit definition of linearity employed by some manufacturers. The zero or minus full-scale value is located at an analog input value 1/2LSB before the first code transition (FFF_H to FFE_H). The plus full-scale value is located at an analog value 3/2LSB beyond the last code transition (001_H to 000_H). See Figure 1, which illustrates these relationships. A linearity specification which guarantees

MECHANICAL

bility






FIGURE 1. ADC804 Transfer Characteristic Terminology.

 $\pm 1/2$ LSB maximum linearity error assures the user that no code transition will differ from the ideal transition value by more than $\pm 1/2$ LSB.

Thus, for a converter connected for bipolar operation and with a full-scale range (or span) of 20V (±10V operation), the minus full-scale value of -10V is 2.44mV below the first code transition (FFF_H to FFE_H at -9.99756V) and the plus full-scale value of +10V is 7.32mV above the last code transition (001_H to 000_H at +9.99268V). Ideal transitions occur ILSB (4.88mV) apart, and the ±1/2LSB linearity specification guarantees that no actual transition will vary from the ideal by more than 2.44mV. The LSB weights, transition values, and code definitions for each possible ADC804 analog input signal range are described in Table I.

CODE WIDTH (QUANTUM)

Code width (or quantum) is defined as the range of analog input values for which a given output code will occur. The ideal code width is ILSB, which for 12-bit operation with a 20V span is equal to 4.88mV. Refer to Table I for LSB values for other ADC804 input ranges.

DIFFERENTIAL LINEARITY ERROR AND NO MISSING CODES

Differential linearity error is a definition of the difference between an ideal ILSB code width (quantum) and the actual code width. A specification which guarantees no missing codes requires that every code combination appear in a monotonically increasing sequence as the analog input is increased throughout the range, requiring that every input quantum must have a finite width. If an input quantum has a value of zero (a differential linearity error of -1LSB), a missing code will occur but the converter may still be monotonic. Thus, no missing codes represent a more stringent definition of performance than does monotonicity. The ADC804BH is guaranteed to have no missing codes to 12-bit resolution over its full specification temperature range of -25°C to +85°C, and the ADC804SH displays no missing codes over the temperature range of -55°C to +125°C.

QUANTIZATION UNCERTAINTY

Analog-to-digital converters have an inherent quantization error of ±1/2LSB. This error is a fundamental property of the quantization process and cannot be eliminated.

UNIPOLAR OFFSET ERROR

An ADC804 connected for unipolar operation has an analog input range of 0V to plus full scale. The first output code transition should occur at an analog input value 1/2LSB above 0V. Unipolar offset error is defined as the deviation of the actual transition value from the ideal value, and is applicable only to converters operating in the unipolar mode.

BIPOLAR OFFSET ERROR

A/D converter specifications have historically defined bipolar offset at the first transition value above the minus full-scale value. The ADC804 follows this convention. Thus, bipolar offset error for the ADC804 is defined as the deviation of the actual transition value from the ideal transition value located 1/2LSB above minus full scale.

GAIN ERROR

The last output code transition (001_H to 000_H) occurs for an analog input value 3/2LSB below the nominal plus full-scale value. Gain error is the deviation of the actual analog value at the last transition point from the ideal value.

ACCURACY DRIFT VS TEMPERATURE

The temperature coefficients for gain, unipolar offset, and bipolar offset specify the maximum change from the actual 25°C value to the value at the extremes of the specification range. The temperature coefficient applies independently to the two halves of the temperature range above and below +25°C.

POWER SUPPLY SENSITIVITY

Electrical specifications for the ADC804 assume the application of the rated power supply voltages of +5V and ±12V or ±15V. The major effect of power supply voltage deviations from the rated values will be a small change in the plus full-scale value. This change, of course, results in a proportional change in all code transition values (i.e. a gain error). The specification describes the maximum change in the plus full-scale value from the initial value for independent changes in each power supply voltage.

TABLE I. Input Voltages, Transition Values, LSB Values, and Code Definitions.

Binary (BIN) Output	Input Voltage Range and LSB Values									
Analog Input Voltage Range	Defined As:	±10V	±5V	±2.5V	0 to +10V	0 to +5V				
Code Designation		COB.	COB.	COB.	CSB**	CSB**				
One Least Significant Bit (LSB)	FSR/2 ⁿ n = 12	20V/2 ⁿ 4.88mV	10V/2 ⁿ 2.44mV	5V/2" 1.22mV	10V/2" 2.44mV	5V/2" 1.22mV				
Transition Values MSB LSB 001 _H to 000 _H 800 _H to 7FF _H FFF _H to FFE _H	+Full Scale Mid Scale -Full Scale	+10V - 3/2LSB 0 -10V + 1/2LSB	+5V - 3/2LSB 0 -5V + 1/2LSB	+2.5V - 3/2LSB 0 -2.5V + 1/2LSB	+ 10V - 3/2LSB +5V 0 + 1/2LSB	+5V - 3/2LSB + 2.5V 0 + 1/2LSB				

^{*}COB = Complementary Offset Binary **CSB = Complementary Straight Binary

TIMING CONSIDERATIONS

Timing relationships of the ADC804 are shown in Figure 2. It should be noted that although the convert command pulse width must be between 100nsec and 1.2μ sec to obtain the specified conversion time with internal clock, the ADC804 will accept longer convert commands with no loss of accuracy, assuming that the




FIGURE 2. ADC804 Timing Diagram (normal values at +25°C with internal clock).

analog input signal is stable. In this situation, the actual indicated conversion time (during which status is high) for 12-bit operation will be equal to approximately 600nsec less than the sum of the factory-set conversion time and the length of the convert command. The code returned by the converter at the end of the conversion will accurately represent the analog input to the converter at the time the convert command returns to the low state. In addition, although the initial state of the converter will be indeterminate when power is first applied, it is designed to time-out and be ready to accept a convert command within approximately 15µsec after power-up, provided that either an external clock source is present or the internal clock is not inhibited.

During conversion, the decision as to the proper state of any bit (bit "n") is made on the rising edge of clock pulse "n+1". Thus, a complete conversion requires 13 clock pulses with the status output dropping from logic "1" to logic "0" shortly after the rising edge of the thirteenth clock pulse. A new conversion may not be initiated until 50nsec after the fall of the thirteenth clock pulse. Additional convert commands applied during conversion will be ignored.

DEFINITION OF DIGITAL CODES

Two binary codes are available on the serial output of the ADC804, complementary straight binary (CSB) for unipolar input signal ranges, and complementary offset binary (COB) for bipolar input ranges. Both are complementary codes, meaning that logic "0" is true. Serial data is available only during conversion and appears with the most significant bit (MSB) occurring first. The serial data is synchronous with the internal clock as shown in the timing diagram of Figure 2. All clock pulses available from the ADC804 have a nominal pulse width of 550nsec to facilitate transfer of the serial data into external logic devices without external shaping.

LAYOUT AND OPERATING INSTRUCTIONS

LAYOUT PRECAUTIONS

Analog and digital commons are not connected together internally in the ADC804 but should be connected together as close to the unit as possible, preferably to an analog common ground plane beneath the converter. If these common lines must be run separately, use a wide conductor pattern and a 0.01 µF to 0.1 µF nonpolarized bypass capacitor between analog and digital commons at the unit. Low impedance analog and digital common returns are essential for low noise performance. Coupling between analog input lines and digital lines should be minimized by careful layout. For instance, if the lines must cross, they should do so at right angles. Parallel analog and digital lines should be separated from each other by a pattern connected to common. If external gain and offset potentiometers are used, the potentiometers and associated resistors should be located as close to the ADC804 as possible.

POWER SUPPLY DECOUPLING

The power supplies should be bypassed with $1\mu F$ to $10\mu F$ tantalum bypass capacitors located close to the converter to obtain noise-free operation. Noise on the power supply lines can degrade the converter's performance. Noise and spikes from a switching power supply are especially troublesome.

ANALOG SIGNAL SOURCE IMPEDANCE

The signal source supplying the analog input signal to the ADC804 will be driving into a nominal DC input impedance of $2.5k\Omega$ to $10k\Omega$. However, the output impedance of the driving source should be very low, such as the output impedance provided by a wideband, fast-settling operational amplifier. Transients in A/D input current are caused by the changes in output current of the internal D/A converter as it tests the various bits. The output voltage of the driving source must remain constant while furnishing these fast current changes. If the application requires a sample/hold, select a sample/hold with sufficient bandwidth to preserve the accuracy or use a separate wideband buffer amplifier to lower the output impedance.

INPUT SCALING

The ADC804 offers five standard input ranges: 0V to +5V, 0V to +10V, $\pm 2.5V$, $\pm 5V$, and $\pm 10V$. The input range should be scaled as close to the maximum input signal range as possible in order to utilize the maximum signal resolution of the converter. Select the appropriate

input range as indicated by Table II. The input circuit architecture is illustrated in Figure 3. Use of external padding resistors to modify the factory-set input ranges (such as addition of a small external input resistor to change the IOV range to a 10.24V range) will require matching of the external fixed resistor values to individual devices, due to the large tolerance of the internal input resistors. Alternatively, the gain range of the converter may be easily increased a small amount by use of a low temperature coefficient potentiometer in series with the analog input signal or by decreasing the value of the gain adjust series resistor in Figure 6.

TABLE II. ADC804 Input Scaling Connections.

Input Signal Range	Output Code	Connect Pin 8 To Pin	Connect Pin 10 To	Connect Input Signal To
±10V	СОВ	7	Input Signal	10
±5V	СОВ	7	Open	9
±2.5V	СОВ	7	Pin 7	9
0 to +5V	CSB	11	Pin 7	9
0 to +10V	CSB	11	Open	9




FIGURE 3. ACD804 Input Scaling Circuit.

REPLACEMENT OF ADC80

As illustrated in Figure 4, a circuit board configured for use of the ADC80 serial output capability may be very easily adapted to also use the ADC804, or to achieve space savings due to the smaller package of the ADC804. The pin assignments of the ADC804 have been chosen to allow it to fit neatly into one corner of the ADC80




FIGURE 4. Adapting an ADC80 Layout for ADC804.

layout. When replacing ADC80 with ADC804, a board space improvement of approximately 1.25 square inches (8.06cm²) is obtained.

CALIBRATION

Optional External Gain and Offset Adjustments

Gain and offset errors may be trimmed to zero using external offset and gain trim potentiometers connected to the ADC804 as shown in Figures 5 and 6 for both unipolar and bipolar operation. Multiturn potentiometers with $100 \text{ppm}/^{\circ}\text{C}$ or better TCR are recommended for minimum drift over temperature and time. These potentiometers may be of any value between $10 \text{k}\Omega$ and $100 \text{k}\Omega$. All fixed resistors should be 20% carbon or better. Although not necessary in some applications, pin 12 (Gain Adjust) should be preferably bypassed with a $0.01 \mu\text{F}$ nonpolarized capacitor to analog common to minimize noise pickup at this high impedance point, even if no external adjustment is required.




FIGURE 5. Two Methods of Connecting Optional Offset Adjust.




FIGURE 6. Two Methods of Connecting Optional Gain Adjust.

Adjustment Procedure

OFFSET—Connect the offset potentiometer as shown in Figure 5. Set the input voltage to the nominal zero or minus full-scale voltage plus 1/2LSB. For example, referring to Table I, this value is -10V + 2.44mV or -9.99756V for the -10V to +10V range.

With the input voltage set as above, adjust the offset potentiometer until an output code is obtained which is alternating between FFE_H and FFF_H with approximately 50% occurrence of each of the two codes. In other words, the potentiomter is adjusted until bit 12 (the LSB) indicates a true (logic "0") condition approximately half the time.

GAIN—Connect the gain adjust potentiometer as shown in Figure 6. Set the input voltage to the nominal plus full-scale value minus 3/2LSB. Once again referring to Table I, this value is +10V-7.32mV or +9.99268V for the -10V to +10V range. Adjust the gain potentiometer until the output code is alternating between 000_H and 001_H with an approximate 50% duty cycle. As in the case of offset adjustment, this procedure sets the converter end-point transition to a precisely known value.

CLOCK OPTIONS

The ADC804 is extremely versatile in that it can be operated with either internal or external clock. Thus, use of an available system clock enables synchronization of the converter to the rest of the system to optimize performance in a noisy environment.

When operating with the internal clock, pin 15 (external clock input) and pin 16 (clock inhibit) may be left unconnected. No external pull-ups are required due to the inclusion of pull-up resistors in the ADC804. Pin 16 (clock inhibit) must be grounded for use with an external clock, which is applied to pin 15.

See Figures 7 through 10 for diagrams to implement the various clock options.




FIGURE 7. Internal Clock—Normal Operating Mode.

(Conversion initiated by the rising edge of the convert command. The internal clock runs only during conversion.)

ENVIRONMENTAL SCREENING

The inherent reliability of a semiconductor device is controlled by the design, materials, and fabrication of the device—it cannot be improved by testing. However, the use of environmental screening can eliminate the majority of those units which would fail early in their lifetimes (infant mortality) through the application of carefully selected accelerated stress levels. Burr-Brown Q models




FIGURE 8. Continuous External Clock. (Conversion initiated by rising edge of convert command. The convert command must be synchronized with clock.)




FIGURE 9. Continuous Conversion with external Clock. (Conversion is initiated by 14th clock pulse. Clock runs continuously.)




FIGURE 10. Continuous Conversion with 200nsec between Conversions Using Internal Clock. (Circuit insures that the conversion process will start when power is applied.)

are environmentally-screened versions of our standard industrial products, designed to provide enhanced reliability. The screening illustrated in Table III is performed to selected methods of MIL-STD-883. Reference to these methods provides a convenient method of communicating the screening levels and basic procedures employed; it does not imply conformance to any other military standards or to any methods of MIL-STD-883 other than those specified. Burr-Brown's detailed procedures may vary slightly, model-to-model, from those in MIL-STD-883.

TABLE III. Screening Flow for ADC804xHQ

Screen	MIL-STD-883 Method, Condition	Screening Level
Internal Visual	Burr-Brown QC4118	
High Temperature Storage (Stabilization Bake)	1008, C	24 hour +150°C
Temperature Cycling	1010, C	10 cycles, -65°C to +150°C
Constant Acceleration	2001, A	5000 G
Electrical Test	Burr-Brown test procedure	
Burn-in	1015, B	160 hour, +125°C, steady-state
Hermeticity: Fine Leak Gross Leak	1014, A1 or A2 1014, C	5 × 10 ⁻⁷ atm cc/sec bubble test only, preconditioning omitted
Final Electrical	Burr-Brown test procedure	
Final Drift	Burr-Brown test procedure	
External Visual	Burr-Brown QC4118	



DAC705/706/707 DAC708/709

HILLIAN HARMAN

Microprocessor-Compatible 16-BIT DIGITAL-TO-ANALOG CONVERTERS

FEATURES

- TWO-CHIP CONSTRUCTION
- HIGH-SPEED 16-BIT PARALLEL, 8-BIT (BYTE) PARALLEL, AND SERIAL INPUT MODES
- DOUBLE-BUFFERED INPUT REGISTER CONFIGURATION
- . VOUT AND IOUT MODELS

DESCRIPTION


The DAC708 and DAC709 are 16-bit converters designed to interface to an 8-bit microprocessor bus. 16-bit data is loaded in two successive 8-bit bytes into parallel 8-bit latches before being transferred into the D/A latch. The DAC708 and DAC709 are current and voltage output models respectively and are in 24-pin hermetic DIPs. Input coding is Binary Two's Complement (bipolar) or Unipolar Straight Binary (unipolar, when an external logic inverter is used to invert the MSB). In addition, the DAC708/709 can be loaded serially (MSB first). They are packaged in a 24-pin hermetic DIP.

The DAC705, DAC706, and DAC707 are designed


- HIGH ACCURACY: Linearity Error ±0.003% of FSR max Differential Linearity Error ±0.006% of FSR max
- MONOTONIC (TO 14 BITS) OVER SPECIFIED TEMPERATURE RANGE
- HERMETICALLY SEALED

to interface to a 16-bit bus. Data is written into a 16-bit latch and subsequently the D/A latch. The DAC705 and DAC707 are voltage output models. DAC706 is a current output model. Outputs are bipolar only (current or voltage) and input coding is Binary Two's Complement (BTC).

All models have Write and Clear control lines as well as input latch enable lines. In addition, DAC708 and DAC709 have Chip Select control lines. In the bipolar mode, the Clear input sets the D/A latch to give zero voltage or current output. They are all 14-bit accurate and are complete with reference, and, for the DAC705, DAC707, and DAC709, a voltage output amplifier.



DAC708/709 Block Diagram



DAC705/706/707 Block Diagram

International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

ELECTRICAL

At $T_A=\pm25^{\circ}C$, $V_{CC}=\pm15V$, $V_{DD}=\pm5V$, and after a 10 minute warm-up unless otherwise noted.


MODEL	DAC7	05/708/707/708/	709KH	DAC70	/706/707/708/7	09 8 H, SH	
	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT		100	10000				†
DIGITAL INPUT	T		T 777		T T	T	
Resolution			16		The second	1	Bits
Bipolar Input Code (All models)	Bina	ı ry Two's Comple					J
Unipolar Input Code(1) (DAC708/709 only)	Uni	polar Straight Bi	nary		•		
Logic Levels (2): VIH	+2.0		+5.5			∤ • • • • • • • • • • • • • • • • • • •	V
V _{IL}	-1.0		+0.8			•	V
$I_{\text{HF}}(V_i = +2.7V)$	or stoke street st	Programme of the Programme of the	and plant and	tige was trief out to accomm	authorated and action of	30 1.27 2.000 000 000 19	μΑ
I_{IL} ($V_I = +0.4V$)			1			<u> </u>	μΑ
TRANSFER CHARACTERISTICS			<u> </u>		, 		
ACCURACY ⁽³⁾	liky i	10.0015	10.000				av 1.505(4)
Linearity Error Differential Linearity Error ⁽⁵⁾		±0.0015 ±0.003	±0.003 ±0.006				% of FSR ⁽⁴⁾ % of FSR
at Bipolar Zero (5.6)		±0.003	±0.006		±0.0015	±0.003	% of FSR
Gain Error ⁽⁷⁾	steller steel (±0.07	±0.15	Lancage Charles	±0.05	±0.10	%
Zero Error ⁽⁷⁾		±0.05	±0.1				% of FSR
Monotonicity Over Spec Temp Range	14			•		V	Bits
Power Supply Sensitivity; +Vcc		±0.0015	±0.006			±0.003	% of FSR/%Vc
-Vcc		±0.0015	±0.006		Barrago Maxima	±0.003	% of FSR/%Vc
Voo		±0.0001	±0.001		N-40 • 500 **		% of FSR/%Vo
DRIFT (over specification							
temperature range ⁽³⁾)		PART OF ST		La State of	888 BASSES	数 1343 (1945)	
Gain Drift	Andrei in	±10	±25	1.00	±7	±15	ppm/°C
Zero Drift: Unipolar (DAC708/709 only)		±2,5	±5	1,34 - 1	±1.5	±3	ppm of FSR/°C
Bipolar (all models)		±5	±12		±4	±10	ppm of FSR/°C
Differential Linearity Over Temp ⁽⁵⁾	1.00		+0.009,		100		
Linearity Error Over Temp ⁽⁵⁾			-0.006 ±0.006				% of FSR % of FSR
SETTLING TIME (to ±0.003% of FSR) ⁽⁶⁾			10.000				70 OFF SH
Voltage Output Models							
Full Scale Step (2kΩ load)	osas, kui kui	4	8		k, #10 • Light	Harris Barris	μsec
1LSB Step at Worst Case Code ⁽⁹⁾		2.5	4				μsec
Slew Rate		10			•		V/μsec
Current Output Models		F 1000	1 - Marie 3 -				
Full Scale Step (2mA)		e fishing in the	1 1 190		i di miningalari u		
10 to 100Ω load	grobere bir	350	Language Parker			Part Control	nsec
1kΩ load	L	1	L	L	L	1	μsec
OUTPUT						1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	<u> </u>
VOLTAGE OUTPUT MODELS			1.55757637	Fig. 19 Test	5 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -		
Output Voltage Range	and the second	0 to +10	100	hadeler eve		aver in interes	v
DAC709 Unipolar (USB Code) Bipolar (BTC Code)		±5, ±10	1440 1766		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Jedinas Augusta	V
DAC707 Bipolar (BTC Code)		±10					v
DAC705 Bipolar (BTC Code)	1464.4	±5			•		v
Output Current	±5					1 . 4 . 17 . 27	mA
Output Impedance		0.15	Programme and a				Ω
Short Circuit to Common Duration		Indefinite			•		
CURRENT OUTPUT MODELS	and the second	and the second	Tarens (N)	este legel profes		e de la company	Market Barrier
Output Current Range (±30% typ)				a decrease and		A Charles	
DAC708 Unipolar (USB Code)		0 to −2					mA .
Bipolar (BTC Code)		±1					mA
DAC706 Bipolar (BTC Code)		±1 4.0	di anchi coa	No. 1 August			mA
Unipolar Output Impedance (±30% typ) Bipolar Output Impedance (±30% typ)		2.45		1. pr 1. 7 pr			kΩ
Compliance Voltage		±2.5			•		kΩ V
POWER SUPPLY REQUIREMENTS			1		L	4	1
Voltage, DAC705/706/707: +Vcc	+13.5	+15	+16.5			1.	V
-V _{CC}	+13.5 −13.5	+15 -15	-16.5			1000	v
V _{DD}	+4.5	+5	+5.5	•			v
Voltage, DAC708/709: +Vcc	+13.5	+15	+16.5	ex sparse in the	•		v
-V _{cc}	-13.5	-15	-16.5			1000	v
V _{DD}	+4.5	+5	+5.5	•			l v
Current (No load, +15V supplies)		1.00%				1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
Current Output Models: +Vcc		+10	+25			1	mA
<u></u>		-13	-25	200000000000000000000000000000000000000			mA
V _{DD}		+5	+10			1 *	mA
Voltage Output Models: +Vcc	North Control	+16	. +30	e Parks		daya di sa sa k	mA
-Vcc.	garang an ar g	-18	-30	La servición de la companya de la c			mA
V _{DD}	•	+5	+10				mA .

ELECTRICAL (CONT)

MODEL	DAC7	05/706/707/708	709KH	DAC705/706/707/708/709BH, SH				
	MIN TYP		MAX	MIN	TYP	MAX	UNITS	
POWER SUPPLY REQUIREMENTS (CONT)	rayusasas (
Power Dissipation (±15V supplies) Current Output Models Voltage Output Models		370 535	800 950				mW mW	
TEMPERATURE RANGE						anai jiyaaya		
Specification: BH grades KH grades SH grades Storage	0 -65		+70 +150	-25 -55		+85 +125	o o o o	

^{*}Specification same as for DAC706/707/708/709KH.


NOTES: (1) MSB must be inverted externally prior to DAC708/709 input. (2) Digital inputs are TTL, LSTTL, 54/74C, 54/74HC and 54/74HTC compatible over the specified temperature range. (3) DAC706 and DAC708 (current-output models) are specified and fested with an external output operational amplifier connected using the internal feedback resistor in all tests. (4) FSR means Full Scale Range is equal to 1 LSB in 16-bit resolution. ±0.003% of Full Scale Range is equal to 1 LSB in 16-bit resolution. ±0.003% of Full Scale Range is equal to 1 LSB in 16-bit resolution. ±0.003% of Full Scale Range is equal to 1 LSB in 16-bit resolution. ±0.003% of Full Scale Range is equal to 1 LSB in 16-bit resolution. ±0.003% of Full Scale Range is equal to 1 LSB in 16-bit resolution. ±0.005% of Full Scale Range is equal to 1 LSB in 16-bit resolution. ±0.005% of Full Scale Range is equal to 1 LSB in 16-bit resolution. ±0.005% of Full Scale Range is equal to 1 LSB in 16-bit resolution. ±0.006% of Full Scale Range is equal to 1 LSB in 16-bit resolution. ±0.006% of Full Scale Range is equal to 1 LSB in 16-bit resolution. ±0.006% of Full Scale Range is equal to 1 LSB in 16-bit resolution. ±0.006% of Full Scale Range is equal to 1 LSB in 16-bit resolution. ±0.006% of Full Scale Range is equal to 1 LSB in 16-bit resolution. ±0.006% of Full Scale Range is equal to 1 LSB in 16-bit resolution. ±0.006% of Full Scale Range is equal to 1 LSB in 16-bit resolution. ±0.006% of Full Scale Range is equal to 1 LSB in 16-bit resolution. ±0.006% of Full Scale Range is equal to 1 LSB in 16-bit resolution. ±0.006% of Full Scale Range is equal to 1 LSB in 16-bit resolution. ±0.006% of Full Scale Range is equal to 1 LSB in 16-bit resolution. ±0.006% of Full Scale Range is equal to 1 LSB in 16-bit resolution. ±0.006% of Full Scale Range is equal to 1 LSB in 16-bit resolution. ±0.006% of Full Scale Range is equal to 1 LSB in 16-bit resolution. ±0.006% of Full Scale Range is equal to 1 LSB in 16-bit resolution. ±0.006% of Full Scale Range is equal to 1 LSB in 1




DESCRIPTION OF PIN FUNCTIONS

	DAC705/706/707	Pin		DAC708/709
Designator	Description	#	Designator	Description
Vout (DAC707 and DAC705) R _F (DAC706)	Voltage output for DAC707 (±10V) and DAC705 (±5V) or an internal feedback resistor for use with an external output op amp for the DAC706.	1	⊼ ₂	Latch enable for D/A latch (Active low)
V _{DD}	Logic supply (+5V)		Ā ₀	Latch enable for "low byte" input (Active low). When both $\overline{A_0}$ and $\overline{A_1}$ are logic "0", the serial input mode is selected and the serial input is enabled.
DCOM	Digital Common		Α i	Latch enable for "high byte" input (Active low). When both $\overline{A_0}$ and $\overline{A_1}$ are logic "0", the serial input mode is selected and the serial input is enabled.
ACOM	Analog Common	4	D7 (D15)	Input for data bit 7 if enabling low byte (LB) latch or data bit 15 if enabling the high byte (HB) latch.
SJ (DAC705 and DAC707) l _{out} (DAC706)	Summing Junction of the internal output op amp for the DAC705 and DAC707, or the current output for the DAC706. Offset adjust circuit is connected to the summing junction of the output amplifier. Refer to Block Diagram.	5	D6 (D14)	Input for data bit 6 if enabling LB latch or data bit 14 if enabling the HB latch.
GA	Gain Adjust pin. Refer to Connection Diagram for gain adjust circuit.	6	D5 (D13)	Data bit 5 (LB) or data bit 13 (HB)
+Vcc	Positive supply voltage (+15V)	7	D4 (D12)	Data bit 4 (LB) or data bit 12 (HB)
-Vcc	Negative supply voltage (-15V)	8	D3 (D11)	Data bit 3 (LB) or data bit 11 (HB)
CLR	Clear line. Sets the input latch to zero and sets the D/A latch to the input code that gives bipolar zero on the D/A output (Active low)	9	D2 (D10)	Data bit 2 (LB) or data bit 10 (HB)
WR	Write control line (Active low)	10	D1 (D9)	Data bit 1 (LB) or data bit 9 (HB)
A,	Enable for D/A converter latch (Active low)	11	D0 (D8)/SI	Data bit 0 (LB) or data bit 8 (HB). Serial input when serial mode is selected.
Ā ₀	Enable for input latch (Active low)	12	рсом	Digital Common
D15 (MSB)	Data bit 15 (Most Significant Bit)	13	R _{F2}	Feedback resistor for internal or external operational amplifier. Connect to pin 14 when a 10V output range is desired. Leave open for a 20V output range.
D14	Data bit 14	14	Vout R _{F1} (DAC708)	Voltage output for DAC709 or feedback resistor for use with an external output op amp for the DAC708. Refer to Connection Diagram for connection of external op amp to DAC708.
D13	Data bit 13	15	ACOM	Analog common
D12	Data bit 12	16	SJ (DAC709) Ιουτ (DAC708)	Summing junction of the internal output op amp for the DAC709, or the current output for the DAC708. Refer to Connection Diagram for connection of external op amp to DAC708.
D11	Data bit 11	17	вро	Bipolar offset, Connect to pin 16 when operating in the bipolar mode. Leave open for unipolar mode.
D10	Data bit 10	18	GA	Gain Adjust pin
D9	Data bit 9	19	+Vcc	Positive supply voltage (+15V)
D8	Data bit 8	20	-Vcc	Negative supply voltage (-15V)
D7	Data bit 7	21	CLR	Clear line. Sets the high and low byte input registers to zero and, for bipolar operation, sets the D/A register to the input code that gives bipolar zero on the D/A output (In the unipolar mode, invert the MSB prior to the D/A.)
D6	Data bit 6	22	WR	Write control line
D5	Data bit 5	23	cs	Chip select control line
D4	Data bit 4	24	V _{DD}	Logic supply (+5V)
D3	Data bit 3	25	No pin	
D2	Data bit 2	26	No pin	(The DAC708 and DAC709 are in 24-pin packages)
D1	Data bit 1	27	No pin	
D0 (LSB)	Data bit 0 (Least Significant Bit)	28	No pin	[[2017년 1일 : 12] - 12]

MECHANICAL





ABSOLUTE MAXIMUM RATINGS

V _{DD} to COMMON	0V, +15V
+V _{cc} to COMMON	0V, +18V
-Voc to COMMON	0V, -18V
Digital Data Inputs to COMMON	0.5V, Vpp +0.5
DC Current any Input	±10mA
Reference Out to COMMON Indefinite	Short to COMMON
External Voltage Applied to R _F	
(pin 1, DAC706; pin 13 or 14, DAC708)	±18V

External Voltage Applied to D/A Output	t a vill making villa i makahar
(pin 1, DAC707; pin 14, DAC709)	±5V
Vout (DAC707, DAC709)	Indefinite Short to COMMON
Power Dissipation	1000mW
Storage Temperature	60°C to +150°C
Stresses above those listed under "Ab	

mum conditions for extended periods may affect device reliability.

ORDERING INFORMATION

Model	Temperature Range	Input Configuration	Output Configuration
DAC705KH	0 to +70°C	16-bit port	±5V output
DAC705BH	-25 to +85°C	16-bit port	±5V output
DAC705BH/QM	-25 to +85°C	16-bit port	±5V output
DAC705SH	-55 to +125°C	16-bit port	±5V output
DAC705SH/QM	-55 to +125°C	16-bit port	±5V output
DAC706KH	0 to +70°C	16-bit port	±1mA output
DAC706BH	-25 to +85°C	16-bit port	±1mA output
DAC706BH/QM	-25 to +85°C	16-bit port	±1mA output
DAC706SH	-55 to +125°C	16-bit port	±1mA output
DAC706SH/QM	-55 to +125°C	16-bit port	±1mA output
DAC707KH	0 to +70°C	16-bit port	±10V output
DAC707BH	-25 to +85°C	16-bit port	±10V output
DAC707BH/QM	-25 to +85°C	16-bit port	±10V output
DAC707SH	-55 to +125°C	16-bit port	±10V output
DAC707SH/QM	-55 to +125°C	16-bit port	±10V output
DAC708KH	0 to +70°C	8-bit port	±1mA output
DAC708BH	-25 to +85°C	8-bit port	±1mA output
DAC708BH/QM	-25 to +85°C	8-bit port	±1mA output
DAC708SH	-55 to +125°C	8-bit port	±1mA output
DAC708SH/QM	-55 to +125°C	8-bit port	±1mA output
DAC709KH	0 to +70°C	8-bit port	±10V output
DAC709BH	-25 to +85°C	8-bit port	±10V output
DAC709BH/QM	-25 to +85°C	8-bit port	±10V output
DAC709SH	-55 to +125°C	8-bit port	±10V output
DAC709SH/QM	-55 to +125°C	8-bit port	±10V output

DISCUSSION OF SPECIFICATIONS

DIGITAL INPUT CODES

For bipolar operation, the DAC705/706/707/708/709 accept positive-true binary two's complement input code. For unipolar operation (DAC708/709 only) the input code is positive-true straight-binary provided that the MSB input is inverted with an external inverter. See Table I.

TABLE I. Digital Input Codes.

	Analog Output						
Digital Input Codes	Unipolar Straight Binary ⁽¹⁾ (DAC708/709 only; connected for Unipolar operation)	Binary Two's Complement (Bipolar operation; all models)					
7FFFH 0000H FFFFH 8000H	+1/2 Full Scale —1 LSB ⁽²⁾ Zero +Full Scale +1/2 Full Scale	+Full Scale Zero –1LSB –Full Scale					

(1) MSB must be inverted externally. (2) Assumes MSB is inverted externally.

ACCURACY

Linearity

This specification describes one of the most important measures of performance of a D/A converter. Linearity error is the deviation of the analog output from a straight line drawn through the end points (-Full Scale point and +Full Scale point).

Differential Linearity Error

Differential Linearity Error (DLE) of a D/A converter is the deviation from an ideal ILSB change in the output when the input changes from one adjacent code to the next. A differential linearity error specification of $\pm 1/2$ LSB means that the output step size can be between 1/2LSB and 3/2LSB when the input changes between adjacent codes. A negative DLE specification of -1LSB maximum (-0.0006% for 14-bit resolution) insures monotonicity.

Monotonicity

Monotonicity assures that the analog output will increase or remain the same for increasing input digital codes. The DAC705/706/707/708/709 are specified to be monotonic to 14 bits over the entire specification temperature range.

DRIFT

Gain Drift

Gain drift is a measure of the change in the full-scale range output over temperature expressed in parts per million per degree centigrade (ppm/°C). Gain drift is established by: (1) testing the end point differences at t_{min}, +25°C and t_{max}; (2) calculating the gain error with respect to the +25°C value; and (3) dividing by the temperature change.

Zero Drift

Zero drift is a measure of the change in the output with 0000_H applied to the D/A converter inputs over the specified temperature range. (For the DAC708/709 in unipo-

lar mode, the MSB must be inverted.) This code corresponds to zero volts (DAC705/707 and DAC709) or zero milliamps (DAC706 and DAC708) at the analog output. The maximum change in offset at t_{min} or t_{max} is referenced to the zero error at $+25^{\circ}$ C and is divided by the temperature change. This drift is expressed in FSR/°C.

SETTLING TIME

Settling time of the D/A is the total time required for the analog output to settle within an error band around its final value after a change in digital input. Refer to Figure 1 for typical values for this family of products.




FIGURE 1. Final-Value Error Band Versus Full-Scale Range Settling Time.

Voltage Output

Settling times are specified to $\pm 0.003\%$ of FSR ($\pm 1/2$ LSB for 14 bits) for two input conditions: a full-scale range change of 20V (± 10 V) or 10V (± 5 V or 0 to 10V) and a 1LSB change at the "major carry", the point at which the worst-case settling time occurs. (This is the worst-case point since all of the input bits change when going from one code to the next.)

Current Output

Settling times are specified to $\pm 0.003\%$ of FSR for a full-scale range change for two output load conditions: one for 10Ω to 100Ω and one for 1000Ω . It is specified this way because the output RC time constant becomes the dominant factor in determining settling time for large resistive loads.

COMPLIANCE VOLTAGE

Compliance voltage applies only to current output models. It is the maximum voltage swing allowed on the output current pin while still being able to maintain specified accuracy.

POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a change in a power supply voltage on the D/A converter output. It is defined as a percent of FSR change in the output per percent of change in either the positive supply $(+V_{CC})$, negative supply $(-V_{CC})$ or logic supply (V_{DD}) about the nominal power supply voltages (see Figure 2). It is specified for DC or low frequency changes. The typical performance curve in Figure 2 shows the effect of high frequency changes in power supply voltages.




FIGURE 2. Power Supply Rejection Versus Power Supply Ripple Frequency.

OPERATING INSTRUCTIONS

POWER SUPPLY CONNECTIONS

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram. 1μ F tantalum capacitors should be located close to the D/A converter.

EXTERNAL ZERO AND GAIN ADJUSTMENT

Zero and gain may be trimmed by installing external zero and gain potentiometers. Connect these potentiometers as shown in the Connection Diagram and adjust as described below. TCR of the potentiometers should be $100 \text{ppm}/^{\circ}\text{C}$ or less. The $3.9 \text{M}\Omega$ and $270 \text{k}\Omega$ resistors ($\pm 20\%$ carbon or better) should be located close to the D/A converter to prevent noise pickup. If it is not convenient to use these high-value resistors, an equivalent "T" network, as shown in Figure 3, may be substituted in place of the $3.9 \text{M}\Omega$ resistor. A $0.001 \mu\text{F}$ to $6.01 \mu\text{F}$ ceramic capacitor should be connected from GAIN ADJUST to ANALOG COMMON to prevent noise pickup. Refer to Figures 4 and 5 for the relationship of zero and gain adjustments to unipolar D/A converters.




FIGURE 3. Equivalent Resistances.

Zero Adjustment

For unipolar (USB) configurations, apply the digital input code that produces zero voltage or zero current output and adjust the zero potentiometer for zero output.

For bipolar (BTC) configurations, apply the digital input code that produces zero output voltage or current. See Table II for corresponding codes and connection diagrams for zero adjustment circuit connections. Zero calibration should be made before gain calibration.




FIGURE 4. Relationship of Zero and Gain Adjustments for Unipolar D/A Converters, DAC708 and DAC709.




FIGURE 5. Relationship of Zero and Gain Adjustments for Bipolar D/A Converters,
DAC705/706/707 and DAC708/709.

TABLE II. Digital Input And Analog Output Voltage/Current Relationships.

					VOLTAG	E OUTPUT	MODELS	<u> Miriki ere</u>		3.508		100
		Analog Outp	ut					Analog	Output			
Digital Input	*Unipolar, 0 to +10V			Digital	Bipolar, ±10V		Bipolar, ±5V			46		
Code	16-Bit	15-Bit	14-Bit	Units	Code	16-Bit	15-Bit	14-Bit	16-Bit	15-Bit	14-Bit	Units
One LSB FFFF _H 0000 _H	153 +9.99985 0	305 +9.99969 0	610 +9.99939 0	μV V V	One LSB 7FFF _H 8000 _H	305 +9.99960 -10.0000	610 +9.99939 -10.0000	1224 +9.99878 -10.0000	153 +4.99980 -5.0000	305 +4.99970 -5.0000	610 +4.99939 -5.0000	μV V V
	1.15				CURREN	T OUTPUT	MODELS			64 Garage (10		94955
		Ana	log Output						Analog Ou	itput		7 C. C.
Digital Input		*Unipo	lar, 0 to -2n	nA	A Page		igital nput	graphy and gloger	Bipolar, ±	1mA	Angelin Film College	asik suniyên n
Code		6-Bit	15-Bit	14-Bit	Unit		ode	16-Bit	15-Bit	14-	Bit	Units
One LSI FFFF _H 0000 _H	21 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0.031 1.99997 –	0.061 1.99994 0	0.122 -1.9998 0	μΑ mA mA	. 7	Pne LSB FFF _H 000 _H	0.031 -0.99997 +1.00000	0.061 -0.9999 +1.0000		9988	μΑ mA mA

^{*}MSB assumed to be inverted externally

Gain Adjustment

Apply the digital input that gives the maximum positive output voltage. Adjust the gain potentiometer for this positive full-scale voltage. See Table II for positive full-scale voltages and the Connection Diagrams for gain adjustment circuit connections.

INTERFACE LOGIC AND TIMING DAC708/709

The signals CHIP SELECT (\overline{CS}), WRITE (\overline{WR}), register enables ($\overline{A_0}$, $\overline{A_1}$, and $\overline{A_2}$) and CLEAR (\overline{CLR}), provide the control functions for the microprocessor interface. They are all active in the "low" or logic "0" state. \overline{CS} must be low to access any of the registers. $\overline{A_0}$ and $\overline{A_1}$ steer the input 8-bit data byte to the low- or high-byte input latch respectively. $\overline{A_2}$ gates the contents of the two input latches through to the D/A latch in parallel. The contents are then applied to the input of the D/A converter. When \overline{WR} goes low, data is strobed into the latch or latches which have been enabled.

The serial input mode is activated when both $\overline{A_0}$ and $\overline{A_1}$ are logic "0" simultaneously. The D0 (D8)/SI input data line accepts the serial data MSB first. Each bit is clocked in by a \overline{WR} pulse. Data is strobed through to the D/A latch by $\overline{A_2}$ going to logic "0" the same as in the parallel input mode.

Each of the latches can be made "transparent" by maintaining its enable signal at logic "0". However, as stated above, when both $\overline{A_0}$ and $\overline{A_1}$ are logic "0" at the same time, the serial mode is selected.

The \overline{CLR} line resets both input latches to all zeros and sets the D/A latch to 8000_H. This is the binary code that gives a null, or zero, at the output of the D/A in the bipolar mode. In the unipolar mode, activating \overline{CLR} will cause the output to go to one-half of full scale.

The maximum clock rate of the latches is 10MHz. The minimum time between write (WR) pulses for successive enables is 20nsec. In the serial input mode (DAC708 and DAC709), the maximum rate at which data can be clocked into the input shift register is 10MHz.

The timing of the control signals is given in Figure 6.




FIGURE 6. Logic Timing Diagram.

DAC706/707

The DAC705/706/707 interface timing is the same as that described above except instead of two 8-bit separately-enabled input latches, it has a single 16-bit input latch enabled by \overline{A}_0 . The D/A latch is enabled by \overline{A}_1 . Also, there is no serial-input mode and no \overline{CHIP} \overline{SELECT} (\overline{CS}) line.

INSTALLATION CONSIDERATIONS

Due to the extremely-high accuracy of the D/A converter, system design problems such as grounding and contact resistance become very important. For a 16-bit converter with a +10V full-scale range, 1LSB is $153\mu V$. With a load current of 5mA, series wiring and connector resistance of only $30m\Omega$ will cause the output to be in error by 1LSB. To understand what this means in terms

of a system layout, the resistance of typical 1 ounce copper-clad printed circuit board material is approximately $1/2m\Omega$ per square. In the example above, a 10 milliinch-wide conductor 60 milliinches long would cause a 1LSB error.

In Figures 7 and 8, lead and contact resistances are represented by R_1 through R_5 . As long as the load resistance R_L is constant, R_2 simply introduces a gain error




FIGURE 7. DAC705/707/709 Bipolar Output Circuit (Voltage Out).




FIGURE 8. DAC706/708 Bipolar Output Circuit (with External Op Amp).

and can be removed with gain calibration. R_3 is part of R_L if the output voltage is sensed at ANALOG COMMON.

Figures 8 and 9 show two methods of connecting the currrent output model with an external precision output op amp. By sensing the output voltage at the load resistor (connecting $R_{\rm F}$ to the output of the amplifier at $R_{\rm L}$) the effect of $R_{\rm l}$ and $R_{\rm 2}$ is greatly reduced. $R_{\rm l}$ will cause a gain error but is independent of the value of $R_{\rm L}$ and can be eliminated by initial calibration adjustments. The effect of $R_{\rm 2}$ is negligible because it is inside the feedback loop of the output op amp and is therefore greatly reduced by the loop gain.




FIGURE 9. Alternate Connection for Ground Sensing at the Load (Current Output Models).

In many applications it is impractical to sense the output voltage at ANNALOG COMMON. Sensing the output voltage at the system ground point is permissible because these converters have separate analog and digital common lines and the analog return current is a near-constant 2mA and varies by only $10\mu A$ to $20\mu A$ over the entire input code range. R_4 can be as large as 3Ω without adversely affecting the linearity of the D/A converter. The voltage drop across R_4 is constant and appears as a zero error that can be nulled with the zero calibration adjustment.

Another approach senses the output at the load as shown in Figure 9. In this circuit the output voltage is sensed at the load common and not at the D/A converter common as in the previous circuits. The value of R_6 and R_7 must be adjusted for maximum common-mode rejection across R_L . The effect of R_4 is negligible as explained previously.

The D/A converter and the wiring to its connectors should be located to provide optimum isolation from sources of RFI and EMI. The key to elimination of RF radiation or pickup is small loop area. Signal leads and their return conductors should be kept close together such that they present a small flux-capture cross section for any external field.

ENVIRONMENTAL SCREENING

/QM Screening

All BH and SH models are available with Burr-Brown's /QM environmental screening for enhanced reliability. The screening, tabulated below, is performed to selected methods of MIL-STD-883. Reference to these methods provides a convenient method of communicating the

screening levels and basic procedures employed; it does not imply conformance to any other military standards or to any methods of MIL-STD-883 other than those specified below. Burr-Brown's detailed procedures may vary slightly, model-to-model, from those in MIL-STD-883

SCREENING FLOW FOR /QM MODELS

Screen	MIL-STD-883 Method	Condition	Comments
Internal Visual	2017	В	
High Temperature Storage (Stabili- zation Bake)	1008	C	+150°C, 24hrs
Temperature Cycling	1010	Ċ	-65 to +150°C, 10 cycles
Burn-in	1015	В	+125°C, 160hrs
Constant Acceleration 28-pin pkg. 24-pin pkg.	2001	8 E	10,000G 30,000G
Hermeticity Fine Leak 28-pin pkg. 24-pin pkg. Gross Leak	1014 1014	A1 or A2	2×10^{-7} atmcc/sec 5×10^{-8} atmcc/sec 60psig, 2hr
External Visual	2009		

APPLICATIONS

LOADING THE DAC709 SERIALLY ACROSS AN ISOLATION BARRIER

A very useful application of the DAC709 is in achieving low-cost isolation that preserves high accuracy. Using the serial input feature of the input register pair, only three signal lines need to be isolated. The data is applied to pin 11 in a serial bit stream, MSB first. The WR input is used as a data strobe, clocking in each data bit. A RESET signal is provided for system startup and reset. These three signals are each optically isolated. Once the 16 bits of serial data have been strobed into the input register pair, the data is strobed through to the D/A register by the "carry" signal out of a 4-bit binary synchronous counter that has counted the 16 WR pulses used to clock in the data. The circuit diagram is given in Figure 10.

CONNECTING MULTIPLE DAC707s TO A 16-BIT MICROPROCESSOR BUS

Figure 11 illustrates the method of connecting multiple DAC707s to a 16-bit microprocessor bus. The circuit shown has two DAC707s and uses only one address line to select either the input register or the D/A register. An external address decoder selects the desired converter.




FIGURE 10. Serial Loading of Electrically Isolated DAC708/709.




FIGURE 11. Connecting Multiple DAC707s to a 16-Bit Microprocessor.





DAC710 DAC711

Monolithic 16-Bit ROBOTICS DIGITAL-TO-ANALOG CONVERTERS

FEATURES

- DESIGNED SPECIFICALLY FOR CLOSED-LOOP SERVO-CONTROL APPLICATIONS
- MONOTONIC TO 15 BITS OVER TEMPERATURE
- MONOLITHIC CONSTRUCTION

- . VOUT AND IOUT MODELS
- PIN-COMPATIBLE WITH DAC702, DAC703
- VERY-LOW COST FOR MULTIPLE-CHANNEL APPLICATIONS

DESCRIPTION


Robotics, numerical controllers, and other applications that involve the driving of servomotors require D/A converters that have very-good differential linearity around the zero output point. The DAC710KH (current output) and DAC711KH (voltage output) have been optimized for this characteristic.


DAC710 and DAC711 are complete 16-bit D/A converters on one chip. They include a precision buried-zener voltage reference, a fast settling operational amplifier (DAC711 only) as well as the D/A converter circuits. A combination of current switch design techniques accomplishes a guaranteed mono-

tonicity of 15 bits around Bipolar Zero over the entire specification temperature range, 0° C to $+70^{\circ}$ C.

Digital inputs are complementary binary coded and are TTL-, LSTTL-, 54/74C-, and 54/74HC-compatible over the entire temperature range. Outputs are ± 10 V for the DAC711KH and ± 1 mA for the DAC710KH.

This D/A family is pin-compatible with the voltage and current output DAC703 and DAC702 model families. These D/A converters are packaged in 24-pin ceramic side-brazed packages that are hermetically sealed.





International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

ELECTRICAL

At $T_A = +25^{\circ}$ C and rated power supplies and after 10 minutes of warm-up time unless otherwise noted.


MODEL		DAC710KH/DAC711	KH		
	MIN .	TYP	MAX	UNITS	
INPUT					
DIGITAL INPUT		**			
Resolution			16	Bits	
Digital Inputs ⁽¹⁾ : V _{IH}	+2.4		+V _{cc}	٧	
ViL	-1.0		+0.8	V	
$I_{1H}, V_1 = +2.7V$			+40	μΑ	
I_{iL} , $V_i = +0.4V$	Lagrania aga and and and an	-0.35	-0.5	mA .	
TRANSFER CHARACTERISTICS			 		
ACCURACY ⁽²⁾			+0.006, -0.003	% of FSR ⁽³⁾	
Differential Linearity Error (near bipolar zero) (4)(5) Monotonicity (near bipolar zero) (4)	15		+0.006, -0.003	% of FSH Bits	
Linearity Error			±0.0045	% of FSR	
Gain Error ⁽⁶⁾		±0.15	±0.30	, , , , , , , , , , , , , , , , , , ,	
Bipolar Zero Error ⁽⁶⁾⁽⁷⁾		±0.05	±0.1	% of FSR	
DRIFT (over specification temperature range)		The second of the second section of		7.77	
Differential Linearity Error (near bipolar zero) over		Programme and the second			
Temperature (4)(5)			+0.009, -0.003	% of FSR	
Monotonicity (near bipolar zero) over Temperature ⁽⁴⁾	15			Bits	
Linearity Error over Temperature		<u> </u>	±0.009	% of FSR	
Gain Drift	lana a	±25 ±5	±50 ±12	ppm/°C	
Bipolar Zero Drift		15	T12	ppm of FSR/°C	
SETTLING TIME (to ±0.003% of FSR) ^(e) DAC711 (V _{OUT} Models)	NATIONAL CONTRACTOR				
Full Scale Step (2kΩ load)		4	8	<i>μ</i> sec	
For 1LSB Step Change at Worst-Case Code ⁽⁹⁾		2.5	4	μsec μsec	
Slew Rate		10	The proof throught	V/μsec	
DAC710 (I _{OUT} Models)					
Full Scale Step (2mA): 10Ω to 100Ω load		350		nsec	
1kΩ load		19 - 18 40 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		μsec	
OUTPUT	### <u> 114 - 11 1</u>				
VOLTAGE OUTPUT					
DAC711	PARTY TO BALL	±10		V	
Output Current	±5	14 (A) 14 (B) (B) (B) (B)		mA	
Output Impedance		0.15		Ω	
Short Circuit to Common Duration		Indefinite			
CURRENT OUTPUT DAC710					
Output Range (±30% typ)		±1		mA	
Output Impedance (±30% typ)		4.0		kΩ	
Compliance	-2.5	10 10 10 10 10 10 10 10 10 10 10 10 10 1	+2.5	V	
REFERENCE VOLTAGE					
Voltage		+6.3	Charles on Side and	V	
Source Current Available for External Loads		+2.5		mA	
Short Circuit to Common Duration		Indefinite			
POWER SUPPLY REQUIREMENTS					
Voltage: +Vcc	+13.5	+15	+16.5	٧	
-Vcc	-13.5	-15	-16.5	V	
Voo	+4.5	+5	+16.5	V	
Current: (No Load) DAC711 (Vour Model): +Vcc		+16	+30	m.^	
DAC/11 (Vout Model). +Vcc -Vcc		-18	+30 -30	mA mA	
V _{DD}		+4	+8	mA	
DAC710 (Iout Model): +Vcc		+10	+25	mA	
$=$ V $_{ m cc}$		-13	-25	mA	
V _{DD}		+4	+8	mA	
Power Dissipation (V _{DD} = +5.0V) ⁽¹⁰⁾ : DAC711		530	940	mW	
DAC710		365	790	mW	
Power Supply Rejection: +Vcc		±0.003	±0.006	% of FSR/%Vcc	
−V _{CC} V _{DD}		±0.003 ±0.0001	±0.006 ±0.001	% of FSR/%Vcc % of FSR/%Vpp	
TEMPERATURE RANGE		1	1 10.001	70 G1 1 G10 70 V DD	
	r 2		· · · · · · · · · · · · · · · · · · ·		
Specification	0		+70	°C	
Storage	-60		+150	°C	

NOTES: (1) Digital inputs are TTL-, LSTTL-, 54/74C-, 54/74C-, and 54/74HC-, and 54/74HC-compatible over the operating voltage range of $V_{DD} = +5V$ to +15V and over the specified temperature range. The input switching threshold remains at the TTL threshold of 1.4V over the supply range of $V_{DD} = +5V$ to +15V. As logic "0" and logic "1" inputs vary over 0V to +0.8V and +2.4V to +10V, respectively, the change in the D/A converter output voltage will not exceed $\pm 0.006\%$ of FSR. (2) DAC710KH is specified and tested with an external output operational amplifier using the internal feedback resistor in all parameters except settling time. (3) FSR means Full Scale Range and is 20V for the DAC711KH and 2mA for the DAC710KH. (4) This specification is for ± 2048 consecutive codes around the bipolar zero code; that is, from $77FF_H$ to $87FF_H$. (5) $\pm 0.003\%$ of FSR is 1LSB for 15-bit resolution. (6) Adjustable to zero with external trim potentiometer. Adjusting the gain potentiometer rotates the transfer function around the bipolar zero point. (7) Error at input code $7FFF_H$, bipolar zero. (8) Maximum represents the 3σ limit. Not 100% tested for this parameter. (9) At the major carry, $7FFF_H$ to 8000_H and 8000_H to $7FFF_H$. (10) Power dissipation is an additional 40mW when V_{DD} is operated at +15V.


PIN ASSIGNMENTS

Pin	Funct	lon
No.	DAC710	DAC711
. 1	Bit 1 (MSB)	Bit 1 (MSB)
2	Bit 2	Bit 2
3	Bit 3	Bit 3
4	Bit 4	Bit 4
5	Bit 5	Bit 5
6	Bit 6	Bit 6
7	Bit 7	Bit 7
8	Bit 8	Bit 8
9	Bit 9	Bit 9
10	Bit 10	Bit 10
11	Bit 11	Bit 11
12	Bit 12	Bit 12
13	Bit 13	Bit 13
14	Bit 14	Bit 14
15	Bit 15	Bit 15
16	Bit 16 (LSB)	Bit 16 (LSB)
17	RFEEDBACK	Vout
18	V _{DD}	V _{DD}
19	−V _{cc}	−V _{cc}
20	Common	Common
21	lout	Summing Junction (Zero Adjust)
22	Gain Adjust	Gain Adjust
23	+V∞	+V _{oc}
24	+6.3V Ref. Out.	+6.3V Ref. Out.

MECHANICAL



CONNECTION DIAGRAM



ABSOLUTE MAXIMUM RATINGS

V _{DD} to COM	MMON	0V to +18V
	MMON	
-Vcc to CC	MMON	0V to -18V
	a Inputs (pins 1-16) to COMMO	N1V to +18V
Reference	out (pin 24)	
to COMMO	DN Indefi	nite Short to COMMON
External Vo	oltage Applied to R _F (pin 21, DA	C710KH) ±18V
External Vo	oltage Applied	
to D/A Out	put (pin 17, DAC711KH)	5V to +5V
Vour (pin 17	7, DAC711) Indefi	nite Short to COMMON
Power Diss	sipation	1000mW
Storage Te	mperature	60°C to +150°C
NOTE: Str	esses above those listed unde	er "Absolute Maximum
Ratings" m	ay cause permanent damage to	the device. Exposure to
absolute m	naximum conditions for extend	ded periods may affect

DISCUSSION OF SPECIFICATIONS

DIGITAL INPUT CODES

device reliability.

The DAC710/711KH accept complementary binary digital input codes in bipolar format. They may be connected by the user for either complementary offset binary (COB) or complementary two's complement (CTC) codes (see Table I).

ACCURACY

Linearity

Linearity error is the deviation of the analog output from a straight line drawn through the end points (all bits ON point and all bits OFF point).

Differential Linearity

For servomotor control applications, differential linearity error (DLE) is one of the most important performance measures of a D/A converter. DLE is the deviation from an ideal ILSB change in the output when the input changes from one adjacent code to the next. A differential linearity error specification of +0.006% of FSR maximum means that an output step size can be between ILSB and 3LSB (at 15 bits) when the input changes between adjacent codes. A DLE specification of -0.003% maximum ensures 15-bit monotonicity.

Monotonicity

When a D/A converter is monotonic, the analog output increases or remains the same for an increasing input digital code. For ± 2048 consecutive codes around bipolar zero, the DAC710KH and DAC711KH are monotonic to 15 bits over the entire specification temperature range.

DRIFT

Gain Drift

Gain drift is a measure of the change in the full-scale range output over temperature expressed in parts-permillion per degree centigrade (ppm/ $^{\circ}$ C). Gain drift is established by (1) testing the end point difference for each D/A at t_{min} , +25 $^{\circ}$ C and t_{max} (2) calculating the gain error with respect to the +25 $^{\circ}$ C value, and (3) dividing by the temperature change.

Zero Drift

Zero drift is a measure of the change in the output with 7FFF_H (bipolar zero) applied to the digital inputs. This code corresponds to 0V (DAC711KH) or 0mA (DAC710KH) at the analog output. The maximum change in offset at t_{min} or t_{max} is referenced to the zero error at +25°C and is divided by the temperature change. This drift is expressed in parts-per-million of full-scale range per degree centigrade (ppm of FSR/°C).

TABLE I. Digital Input Codes.

Digital Input Codes	Analog Output				
	Complementary Offset Binary (COB)	*Complementary Two's Complement (CTC)			
0000 _Н 7FFF _H 8000 _Н FFFF _H	+ Full Scale Bipolar Zero -1LSB - Full Scale	−1LSB − Full Scale + Full Scale Bipolar Zero			

^{*}Invert the MSB of the COB code with an external inverter to obtain CTC code

SETTLING TIME

Settling time of the D/A is the total time required for the output to settle within an error band around its final value after a change in input. Refer to Figure 1 for typical values.

Voltage Output, DAC711KH

Settling times are specified to $\pm 0.003\%$ of FSR for two input conditions: a full-scale range change of 20V and a $\pm 0.006\%$ of FSR (± 1 LSB in 14 bits) change at the major carry, the point at which the worst-case setting time occurs

Current Output, DAC710KH

Settling times are specified to $\pm 0.003\%$ of FSR for a full-scale range change for two output load conditions: one for 10Ω to 100Ω and one for 1000Ω .

COMPLIANCE VOLTAGE

Compliance voltage applies only to current output models. It is the maximum voltage swing allowed on the output while maintaining specified accuracy.

POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a power supply change on the D/A converter output. It is defined as a percent of FSR per percent of change in either the positive supply $(+V_{CC})$, negative supply $(-V_{CC})$ or logic supply (V_{DD}) about the nominal power supply voltages (see Figure 2).

REFERENCE SUPPLY

All models have an internal ± 6.3 V reference voltage derived from an on-chip buried-zener diode. This reference voltage, available at pin 24, has a tolerance of $\pm 5\%$. A minimum of 1.5mA is available for external loads. Gain and Zero adjustments should be made under constant load conditions.

If a varying load is to be driven by the reference supply, an external buffer amplifier is recommended to drive the load in order to isolate the bipolar offset (connected internally to the reference) from load variations.




FIGURE 1. Final-Value Error Band Versus Full-Scale Range Settling Time.




FIGURE 2. Power Supply Rejection Versus Power Supply Ripple Frequency.

OPERATING INSTRUCTIONS

POWER SUPPLY CONNECTIONS

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram. The 1μ F tantalum capacitors should be located close to the D/A converter.

EXTERNAL ZERO AND GAIN ADJUSTMENT

Zero and gain may be trimmed by installing external zero and gain potentiometers. Connect these potentiometers as shown in the Connection Diagram and adjust as described below. TCR of the potentiometers should be $100\text{ppm}/^{\circ}\text{C}$ or less. The 3.9M Ω and $270\text{k}\Omega$ resistors ($\pm 20\%$ carbon or better) should be located close to the D/A converter to prevent noise pickup. If it is not convenient to use these high-value resistors, an equivalent "T" network, as shown in Figure 3, may be substituted in

place of the $3.9 M\Omega$ part. A $0.001 \mu F$ to $0.01 \mu F$ ceramic capacitor should be connected (even if GAIN ADJUST is not used) from GAIN ADJUST (pin 22) to COMMON to prevent noise pickup. Refer to Figure 4 for the relationship of zero and gain adjustments.

Zero Adjustment

Apply the digital input code (7FFF_H) that produces zero output voltage or current. See Table II for corresponding codes and the Connection Diagram for zero adjustment circuit connections. Zero calibration should be made before Gain calibration.

Gain Adjustment

Apply the digital input code (0000_H) that gives the maximum positive output voltage or current. Adjust the gain potentiometer for this positive full-scale voltage or current. See Table II for positive full-scale values and the Connection Diagram for gain adjustment circuit connections.




FIGURE 3. Equivalent Resistances.




FIGURE 4. Relationship of Zero and Gain Adjustments.

TABLE II. Digital Input and Analog Output Relationships.

		right declar	walker to have a	Anal	og Output	The state of the s		
Digital Input		DAC710 Cu	irrent Output			DAC711 Vol	tage Output	
Code	16-bit	15-bit	14-bit	Units	16-bit	15-bit	14-bit	Units
1LSB 0000 _H 7FFF _H FFFF _H	0.031 -0.99997 0.00000 +1.00000	0.061 -0.99994 0.00000 +1.00000	0.122 -0.99988 0.00000 +1.00000	μΑ mA mA mA	305 +9.99960 0.00000 -10.0000	610 +9.99939 0.00000 -10.0000	1224 +9.99878 0.00000 -10.0000	μV V V

INSTALLATION CONSIDERATIONS

Due to the extremely high resolution and linearity of the D/A converter, system design problems such as grounding and contact resistance become very important. For a 16-bit converter with a +10V full-scale range, 1LSB is $153\mu V$. With a load current of 5mA, series wiring and connector resistance of only $30m\Omega$ will cause the output to be in error by 1LSB. To understand what this means in terms of a system layout, the resistance of #23 wire is about $0.021\Omega/ft$. Ignoring contact resistance, less than six inches of wire will produce a 1LSB error in the analog output voltage!

In Figures 5, 6, and 7, lead and contact resistances are represented by R_1 through R_5 . As long as the load resistance (R_L) is constant, R_2 simply introduces a gain error and can be removed during initial calibration. R_3 is part of R_L , if the output voltage is sensed at COMMON (pin 20), and therefore introduces no error. If R_L is variable, then R_2 should be less than $R_{Lmin}/2^{16}$ to reduce voltage drops due to wiring to less than 1LSB. For example, if R_{Lmin} is $5k\Omega$, then R_2 should be less than 0.08Ω . R_L should be located as close as possible to the D/A converter for optimum performance. The effect of R_4 is negligible.

In many applications it is impractical to sense the output voltage at pin 20. Sensing the output voltage at the system ground point is permissible with the DAC710/711 because the D/A converter is designed to have a constant return current of approximatley 2mA flowing from pin 20. The variation in this current is under $20\mu A$ (with changing input codes), therefore R₄ can be as large as 3Ω without adversely affecting the linearity of the D/A converter. The voltage drop across R₄ (R₄ × 2mA) appears as a zero error and can be removed with the zero calibration adjustment. This alternate sensing point (the system ground point) is shown in Figures 5, 6, and 7.

Figures 6 and 7 show two methods of connecting the current output model (DAC710KH) with external precision output operational amplifiers. By sensing the output voltage at the load resistor (i.e., by connecting R_F to the output of A_1 at R_L), the effect of R_1 and R_2 is greatly reduced. R_1 will cause a gain error but is independent of the value of R_L and can be eliminated by initial calibration adjustments. The effect of R_2 is negligible because it is inside the feedback loop of the output op amp and is therefore greatly reduced by the loop gain. If the output cannot be sensed at COMMON (pin 20), or the system ground point as mentioned above, then the differential output circuit shown in Figure 7 is recommended. In this circuit the output voltage is sensed at the load common and not at the D/A converter common as in the previous circuits. The value of R_6 and R_7




FIGURE 5. Output Circuit for DAC711.




FIGURE 6. Preferred External Op Amp Configuration for DAC710.

must be adjusted for maximum common-mode rejection at R_L . Note that if R_3 is negligible, the circuit of Figure 7 can be reduced to the one shown in Figure 6. Again, the effect of R_4 is negligible.




FIGURE 7. Differential Sensing Output Op Amp Configuration for DAC710.

The D/A converter and the wiring to its connectors should be located to provide optimum isolation from sources of RFI and EMI. The key concept in elimination of RF radiation pickup is small loop area. If a signal lead and its return conductor are wired close together, they present a small flux-capture cross section for external fields.

APPLICATIONS

DRIVING AN EXTERNAL OP AMP WITH CURRENT OUTPUT D/A'S

DAC710KH is a current output device and will drive the summing junction of an op amp to produce an output voltage as shown in Figure 8. Use of the internal feedback resistor (pin 17) is required to obtain specified gain accuracy and low gain drift.

DAC710KH can be scaled for any desired voltage range with an external feedback resistor at the expense of increased drift with temperature. The resistors in the DAC710KH ratio track to ± 1 ppm/°C but their absolute TCR may be as high as ± 50 ppm/°C.

An alternative method of scaling the output voltage of the D/A converter and preserving the low gain drift is shown in Figure 9.

OUTPUTS LARGER THAN 20V RANGE

For output voltage ranges larger than ± 10 V, a high voltage op amp may be employed with an external feedback resistor. Use an I_{OUT} value of ± 1 mA to calculate the output voltage range (see Figure 10). Use protection diodes as shown when a high voltage op amp is used.




FIGURE 8. External Op Amp Using Internal Feedback Resistors (DAC710).




FIGURE 9. External Op Amp Using Internal and
External Feedback Resistors to Maintain
Low Gain Drift (DAC710).





FIGURE 10. External Op Amp Using External Feedback Resistors (DAC710).

ORDERING INFORMATION

Model	Package	Temp. Range	Output
DAC710KH	Hermetic Ceramic	0°C to +70°C	Current, ±1mA
DAC711KH	Hermetic Ceramic	0°C to +70°C	Voltage, ±10V





INA101HP

ALSO AVAILABLE IN HERMETIC TO-100 METAL CAN AND 14-PIN CERAMIC DIP

Very-Low Cost High Accuracy INSTRUMENTATION AMPLIFIER

FEATURES

• LOW OFFSET VOLTAGE: 250µV

• LOW NONLINEARITY: 0.002%

• LOW NOISE: $13nV/\sqrt{Hz}$ at $f_0 = 1kHz$ • HIGH CMR: 100dB at 60Hz

● HIGH INPUT IMPEDANCE: 1010Ω

LOW COST

APPLICATIONS


- AMPLIFICATION OF SIGNALS FROM SOURCES SUCH AS: Strain Gages Thermocouples
 - RTDs
- REMOTE TRANSDUCERS
 LOW LEVEL SIGNALS
- MEDICAL INSTRUMENTATION

DESCRIPTION

The INA101 is a high-accuracy, multistage, integrated-circuit instrumentation amplifier designed for signal conditioning requirements where very-high performance is desired. All circuits, including the inter-connected laser-trimmed thin-film resistors, are integrated on a single monolithic substrate.

A multiamplifier design is used to provide the highest performance and maximum versatility with monolithic construction for low cost. The input stage uses Burr-Brown's ultra-low-drift, low-noise technology to provide exceptional input characteristics.

"P" PLASTIC PACKAGE



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

ELECTRICAL

At +25°C with ±15VDC power supply.


MODEL		INA101HP		
	MIN	TYP	MAX	UNITS
GAIN Range of Gain Gain Equation Error From Equation, DC ⁽¹⁾	1	G = 1 + (40k/R _o) ±(0.1 + 0.00015G - 0.05/G)	1000 ±(0.3 + 0.0002G - 0.10/G)	V/V V/V %
Gain Temp. Coefficient ^(a) G = 1 G = 10 G = 100 G = 1000 Nonlinearity, DC ⁽³⁾		2 20 22 22 ±(0.002 + 10 ⁻⁸ G)	5 100 110 110 ±(0.005 + 2 × 10 ⁻⁸ G)	ppm/°C ppm/°C ppm/°C ppm/°C ppm/°C % of p-p F
RATED OUTPUT Voltage Current Output Impedance	±10 ±5	±12.5 ±10 0.2		V mA . Ω
INPUT OFFSET VOLTAGE Initial Offset at +25°C ¹⁶⁰ vs. Temperature vs. Supply vs. Time		±(125 + 450/G) ±(2 + 20/G) ±(1 + 20/G) ±(1 + 20/G)	±(250 + 900/G)	μ\\ μ\/°C μ\/\ν μ\/mo
INPUT BIAS CURRENT Initial Bias Current (each input) vs. Temperature vs. Supply Initial Offset Current vs. Temperature		±15 ±0.2 ±0.1 ±15 ±0.5	±30	nA/°C nA/V nA nA/°C
INPUT IMPEDANCE Differential Common-mode		10 ¹⁰ 3 10 ¹⁰ 3		Ω∥pF Ω∥pF
INPUT VOLTAGE RANGE Range, Linear Response CMR with 1kΩ Source Imbal. DC to 60Hz, G = 1 DC to 60Hz, G = 10 DC to 60Hz, G = 100 to 1000	±10 65 90 100	85 95 105		V dB dB dB
IMPUT MOISE Input Voltage Noise f ₀ = 0.01Hz to 10Hz Density, G = 1000: f ₀ = 10Hz f ₀ = 1000Hz f ₀ = 1000Hz input Current Noise f ₀ = 0.01Hz to 10Hz Density: f ₀ = 10Hz f ₀ = 10Hz f ₀ = 10Hz f ₀ = 10Hz		0.8 18 15 13 50 0.8 0.46 0.35		µV, p-p nV/√Hz nV/√Hz nV/√Hz pA, p-p pA/√Hz pA/√Hz pA/√Hz
DÝNAMIC RESPONSE Small Signal, ±3dB Flatness G = 1 G = 10 G = 100 G = 1000 Small Signal, ±1% Flatness		300 140 25 2.5		kHz kHz kHz kHz
G = 1 G = 10 G = 100 G = 1000 Full Power, G = 1 to 100 Slew Rate, G = 1 to 100	0.2	20 10 1 200 6.4 0.4		kHz kHz kHz Hz kHz V/µsec
Settling Time (0.1%) G = 1 G = 100 G = 1000 Settling Time (0.01%) G = 1		30 40 35	40 55 470 45	haec haec
G = 100 G = 1000		50 500	70 650	изес изес
POWER SUPPLY Rated Voltage Voltage Range Current, Quiescent	±5	±15 ±6.7	±20 ±8.5	V V mA
TEMPERATURE RANGE Specification Operation Storage	0 -25 -25		+70 +85 +85	ပိုင်ပို

NOTES: (1) Typically the tolerance of R_0 will be the major source of gain error. (2) Not including the TCR of R_0 . (3) Nonlinearity is the maximum peak deviation from the best straight-line as a percent of peak-to-peak full scale output. (4) Adjustable to zero at any one gain.


ABSOLUTE MAXIMUM RATINGS

Supply	±20V
Internal Power Dissipation	600mW
Input Voltage Range	
Operating Temperature Range	25°C to +85°C
Storage Temperature Range	25°C to +85°C
Lead Temperature (soldering 10 seconds).	+300°C
Output Short-Circuit Duration	


MECHANICAL



PIN CONFIGURATION



ORDERING INFORMATION





INA102

Low Power High Accuracy INSTRUMENTATION AMPLIFIER

FEATURES

- LOW OUIESCENT CURRENT: 750µA, max
- INTERNAL GAINS: X 1, 10, 100, 1000
- LOW GAIN DRIFT: 5ppm/°C, max
- HIGH CMR: 90dB. min
- LOW OFFSET VOLTAGE DRIFT: 2µV/°C, max
- LOW OFFSET VOLTAGE: 100µV, max
- LOW NONLINEARITY: 0.01%, max
- HIGH INPUT IMPEDANCE: 10¹⁰Ω
- LOW COST


DESCRIPTION

The INA102 is a high-accuracy monolithic instrumentation amplifier designed for signal conditioning applications where low quiescent power is desired. On-chip thin-film resistors provide excellent temperature and stability performance. State-of-the-art laser trimming technology insures high gain accuracy and common-mode rejection while avoiding expensive external components. These features make the INA102 ideally suited for battery powered and high volume applications.

The INA102 is also convenient to use. A gain of 1, 10, 100, or 1000 may be selected by simply strapping the appropriate pins together. 5ppm/°C gain drift in low gains can then be achieved without external adjustment. When higher than specified CMR is required, CMR can be trimmed using the pins provided. In addition, balanced filtering can be accomplished in the output stage.

APPLICATIONS

- AMPLIFICATION OF SIGNALS FROM SOURCES SUCH AS: Strain Gauges
 - Thermocouples
 RTDs
- REMOTE TRANSDUCER AMPLIFIER
- LOW LEVEL SIGNAL AMPLIFIER
- MEDICAL INSTRUMENTATION
- MULTICHANNEL SYSTEMS
- BATTERY POWERED EQUIPMENT



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. [602] 748-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

ELECTRICAL

At $T_A = +25^{\circ}$ C with ± 15 VDC power supply and in circuit of Figure 2 unless otherwise noted.

MODEL			INA102AG			INA102CG		
	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
GAIN Range of Gain Gain Equation		1	G = 1 + (40k/R _G) ⁽¹⁾	1000				V/V V/V
Error, DC: G = 1 G = 10 G = 100 G = 1000 G = 1000 G = 1 G = 10 G = 100 G = 100 G = 100 G = 100 G = 1000 Gain Temp. Coefficient	T _A = +25° C T _A = Tmin to Tmax		±0.01 ±0.02 ±0.1 ±0.15	±0.1 ±0.25 ±0.75 ±0.16 ±0.19 ±0.37 ±0.93		±0.01 ±0.02 ±0.07 ±0.08	±0.05 ±0.05 ±0.15 ±0.5 ±0.08 ±0.11 ±0.21 ±0.62	% % % % % %
G = 1 G = 10 G = 100 G = 1000			±1 ±2.5 ±3 ±5	±10 ±15 ±20 ±30		±1 ±1.5 ±2 ±4	±5 ±10 ±15 ±20	ppm/°C ppm/°C ppm/°C ppm/°C
Nonlinearity, DC G = 1 G = 10 G = 100 G = 1000 G = 1 G = 100 G = 1000 G = 1000	$T_A = +25^{\circ} C$ $T_A = +25^{\circ} C$ $T_A = +25^{\circ} C$ $T_A = +25^{\circ} C$ $T_A = +m_{\text{in}} \text{ to } T_{\text{max}}$ $T_A = T_{\text{min}} \text{ to } T_{\text{max}}$ $T_A = T_{\text{min}} \text{ to } T_{\text{max}}$ $T_A = T_{\text{min}} \text{ to } T_{\text{max}}$		±0.005 ±0.005 ±0.01 ±0.015	±0.03 ±0.03 ±0.05 ±0.1 ±0.045 ±0.045 ±0.075 ±0.15		±0.002 ±0.002 ±0.006 ±0.01	±0.01 ±0.01 ±0.02 ±0.05 ±0.015 ±0.015 ±0.03 ±0.1	% of FS % of FS
RATED OUTPUT								
Voltage Current Short-Circuit Current Output Impedance G = 1000	$R_L = 10k\Omega$	± V _{cc} = 3.5 ±1	±2		•	•		V mA mA
INPUT	<u> </u>		<u> </u>	L		<u> </u>	<u> </u>	
OFFSET VOLTAGE Initial Offset ^(B) vs Temperature vs Supply vs Time	T _A = +25°C		±(30 + 30/G) ±(1 + 2/G) ±(8 + 10/G) ±(20 + 30/G)	±(300 + 300/G) ±(5 + 10/G) ±(40 + 50/G)		50 ±(0.5 + 1/G) ±(2 + 5/G)	±(100 + 200/G) ±(2 + 5/G) ±(10 + 20/G)	μV μV/°C μV/ν μV/mo
BIAS CURRENT Initial Bias Current (each input) vs Temperature vs Supply Initial Offset Current vs Temperature	$T_A = T_{min}$ to T_{max} $T_A = T_{min}$ to T_{max}		+16 ±0.1 ±0.1 ±0.3 ±0.1	+50 ± 15		+16 • ±0.2	+30 ±10	nA nA/°C nA/V nA nA/°C
IMPEDANCE Differential Common-mode			10 ¹⁰ 2 10 ¹⁰ 2		1 (1 (1 (1 (1 (1 (1 (1 (1 (1 (1 (1 (1 (1			Ω pF Ω pF
VOLTAGE RANGE Range, Linear Response CMR with 1kΩ Source Imbalance	T _A = T _{min} to T _{max}	± Vcc - 3.5			•			٧
G = 1 G = 10 G = 10 to 1000	DC to 60 Hz DC to 60 Hz DC to 60 Hz	80 80 80	94 100 100		90 90 90	94 100 100		dB dB dB
NOISE Input Voltage Noise f ₈ = 0.1Hz to 10Hz Density, G = 1000 f _o = 10Hz f _o = 10Hz f _o = 1kHz Input Current Noise		engo o Providio o efficio de Providio eficio escala de Providio oficio de Providio escala	40 30 30			• • • • • • • • • • • • • • • • • • •		µV, p-p nV/√Hz nV/√Hz nV/√Hz
f _B = 0.01Hz to 10Hz Density: f _o = 10Hz f _o = 100Hz f _o = 1kHz			25 0.3 0.2 0.15	Tan Sir A Paga Tanas Ang Tanas A Bang Tanas			Mariana di Arabana di	pA p-p pA/√Hz pA/√Hz pA/√Hz
DYNAMIC RESPONSE		A COST						
Small Signal ±3dB Flatness G = 1 G = 10 G = 100 G = 1000	V _{OUT} = 0.1V _{rms}		300 30 3 0.3			• • • • • • • • • • • • • • • • • • •		kHz kHz kHz kHz


ELECTRICAL [CONT]

MODEL		INATESAG						
	CONDITIONS	MIN	TYP	MAX	- SOME	TYP	MAX	UNITS
Small Signal,	eri da el de cent	Way and all wide to	a Albania 🚁 🐯	Specifical Section 1999	est e traffe are		en in en dekaren er jak	40,000
±1% Flatness	Vout = 0.1Vma			THE SHOP IN		The second		
G = 1		100	30		1.00	AND THE CHARGE		kHz
G = 10	F. 10.14.40		3					kHz
G = 100			0.3			•		kHz
G = 1000			0.03					kHz
Full Power, G = 1 to 100	Vour=10V, PL=10kΩ	2.4	3					kHz
Slew Rate, G = 1 to 100	Vour=10V, PL=10kΩ	0.15	0.2					V/µsec
Settling Time	RL=10kΩ, CL=100pF							
0.1%: G = 1	10V step		50			•		µвес
G = 100		4.0	360			1 2 2 2 2 2 2	1 1 1 1 1 1 1 1 1	µ80C
G = 1000			3300				1 1 1 1 1 N N N N	μsec
0.01%: G = 1	10V step		60			•	La Caracia	µsec
G = 100			500					µsec
G = 1000			4500	4.1			1	/reec
POWER SUPPLY							en e	
Rated Voltage			±15				de la la	V
Voltage Range	Derated	±3.5		±18				V
Quiescent Current	$V_0 = 0V$		±500	±750	1			μA
	T _A = T _{min} to T _{max}							
TEMPERATURE RANGE	n haife e					lay a grand of		
Specification		-25		+85	•	10 10 10 10		·c
Operation		-55		+125		A STATE OF STATE		•c
Storage		-65		+150		1.55 (4.55)		•c

^{*}Specifications same as for INA102AG.

NOTES: (1) The internal gain set resistors have an absolute tolerance of ±20%; however, their typical TCR is ±50ppm/°C. R_G will add to the gain error if gains other than 1, 10, 100 or 1000 are set externally. (2) Adjustable to zero at any one time.

PIN CONFIGURATION




ABSOLUTE MAXIMUM RATINGS

Supply	
Input Voltage Range	±V _{cc}
Operating Temperature	
Range	-25°C to +85°C
Storage Temperature	
Range	-65°C to +150°C
Lead Temperature	
(soldering 10 seconds)	+300°C
Output Short-Circuit	
Duration Cor	ntinuous to ground

ORDERING INFORMATION

Docin Madal Number	INA102 X G
Basic Model Number ————————————————————————————————————	
A, C: -25°C to +85°C	
Package Code	
G: 16-pin Hermetic DI	IP
INA102AG, INA102CG	


MECHANICAL



	INC	HES	MILLIN	METERS
DIM	MIN	MAX	MIN	MAX
A	.790	.810	20.07	20.57
С	.105	.170	2.67	4.32
D	.015	.021	0.38	0.53
F	.048	.060	1.22	1.52
G	.100 BA	SIC	2.54 B	ASIC
н	.030	.070	0.76	1.78
J	.008	.012	0.20	0.30
K	.120	.240	3.05	6.10
L	.300 BA	SIC	7.62 B	ASIC
м		10°		10°
N	.025	.060	0.64	1.52

TYPICAL PERFORMANCE CURVES

At +25°C and in circuit of Figure 2 unless otherwise noted.



DISCUSSION OF PERFORMANCE

INSTRUMENTATION AMPLIFIERS

Instrumentation amplifiers are differential input closed-loop gain blocks whose committed circuit accurately amplifies the voltage applied to their inputs. They respond mainly to the difference between the two input signals and exhibit extremely-high input impedance, both differential and common-mode. The feedback networks of this instrumentation amplifier are included on the monolithic chip. No external resistors are required for gains of 1, 10, 100 and 1000 in the INA102.

An operational amplifier, on the other hand, is an operloop, uncommitted device that requries external networks to close the loop. While op amps can be used to achieve the same basic function as instrumentation amplifiers, it is very difficult to reach the same level of performance. Using op amps often leads to design tradeoffs when it is necessary to amplify low level signals in the presence of common-mode voltages while maintaining high input impedances. Figure 1 shows a simplified model of an instrumentation amplifier that eliminates most of the problems.




FIGURE 1. Model of an Instrumentation Amplifier.

THE INA102

A simplified schematic of the INA102 is shown on the first page. A three-amplifier configuration is used to provide the desirable characteristics of a premium performance instrumentation amplifier. In addition, it has features not normally found in integrated circuit instrumentation amplifiers.

The input buffers (Al and A2) incorporate high performance, low drift amplifier circuitry. The amplifiers are connected in the noninverting configuration to provide the high input impedance $(10^{10}\Omega)$ desirable in instrumentation amplifier applications. The offset voltage and offset voltage versus temperature are low due to the monolithic design, and improved even further by state-of-the-art laser-trimming techniques.

The output stage (A3) is connected in a unity-gain differential amplifier configuration. A critical part of this stage is the matching of the four $20k\Omega$ resistors which provide the difference function. These resistors must be initially well matched and the matching must be maintained over temperature and time in order to retain good common-mode rejection.

All of the internal resistors are made of thin-film nichrome on the integrated circuit. The critical resistors are laser-trimmed to provide the desired high gain accuracy and common-mode rejection. Nichrome ensures long-term stability and provides excellent TCR and TCR tracking. This provides gain accuracy and commonmode rejection when the INA102 is operated over wide temperature ranges.

USING THE INA102

Figure 2 shows the simplest configuration of the INA102. The output voltage is a function of the differential input voltage times the gain.

A gain of 1, 10, 100, or 1000 is selected by programming pins 2 through 7 (see Table I). Notice that for the gain of 1000, a special gain sense is provided to preserve accuracy. Although this is not always required, gain errors caused by external resistance in series with the low value 40.04Ω internal gain set resistor are thus eliminated.




FIGURE 2. Basic Circuit Connection for the INA102.

Other gains between 1 and 10, 10 and 100, and 100 and 1000 can also be obtained by connecting an external resistor between pin 6 and either pin 2, 3, or 4, respectively (see Figure 6 for application).

 $G = 1 + (40/R_G)$ where R_G is the total resistance between the two inverting inputs of the input op amps. At high gains, where the value of R_G becomes small, additional resistance (i.e., relays or sockets) in the R_G circuit will contribute to a gain error. Care should be taken to minimize this effect.

TABLE I. Pin-Programmable Gain Connections.

GAIN	CONNECT PINS
1	6 to 7
10	2 to 6 and 7
100	3 to 6 and 7
1000	4 to 7 and separately 5 to 6

OPTIONAL OFFSET ADJUSTMENT PROCEDURE

It is sometimes desirable to null the input and/or output offset to achieve higher accuracy. The quality of the potentiometer will affect the results; therefore, choose one with good temperature and mechanical-resistance stability.

The optional offset null capabilities are shown in Figure 3. R_4 adjustment affects only the input stage component of the offset voltage. Note that the null condition will be disturbed when the gain is changed. Also, the input drift will be affected by approximately $0.31\mu V/^{\circ}C$ per $100\mu V$ of input offset voltage that is trimmed. Therefore, care should be taken when considering use of the control for removal of other sources of offset. Output offset correction can be accomplished with A_1 , R_1 , R_2 , and R_3 , by applying a voltage to Common (pin 10) through a buffer amplifier. This buffer limits the resistance in series with pin 10 to minimize CMR error. Resistance above 0.1Ω will cause the common-mode rejection to fall below 100dB. Be certain to keep this resistance low.

It is important to not exceed the input amplifier's




FIGURE 3. Optional Offset Nulling

dynamic range. The amplified differential input signal and its associated common-mode voltage should not cause the output of A_1 or A_2 to exceed approximately $\pm 12V$ with $\pm 15V$ supplies or nonlinear operation will result.

OPTIONAL FILTERING

The INA102 has provisions for accomplishing filtering with one external capacitor between pins 11 and 13. This single-pole filter can be used to reduce noise outside the signal bandwidth, but with degradation to AC CMR.

When it is important to preserve CMR versus frequency (especially at 60Hz), two capacitors should be used. The additional capacitor is connected between pins 8 and 10. This will maintain a balance of impedances in the output stage. Either of these capacitors could also be trimmed slightly to maximize CMR, if desired. Note that their ratio tracking will affect CMR over temperature.

OPTIONAL COMMON-MODE REJECTION TRIM

The INA102 is laser-adjusted during manufacturing to assure high CMR. However, if desired, a small resistance can be added in series with pin 10 to trim the CMR to an improved level. Depending upon the nature of the internal imbalances, either a positive or negative resistance




FIGURE 4. Optional Circuit for Externally Trimming CMR.

value could be required. The circuit shown in Figure 4 acts as a bipolar potentiometer and allows easy adjustment of CMR.

TYPICAL APPLICATIONS

Many applications of instrumentation amplifiers involve the amplification of low level differential signals from bridges and transducers such as strain gauges, thermocouples, and RTD's. Some of the important parameters include common-mode rejection (differential cancellation of common-mode offset and noise, see Figure 1), input impedance, offset voltage and drift, gain accuracy, linearity, and noise. The INA102 accomplishes all of these with high precision at surprisingly low quiescent current. However, in higher gains (>10) with high source impedances (>100k Ω), the bias current can cause a large offset at the output. This can saturate the output unless the source impedance is separated, e.g., two $500k\Omega$ paths instead of one $1M\Omega$ unbalanced input. The input offset current times 500kΩ will then generate a small DC voltage error.

Figures 5 through 11 show some typical applications circuits.




FIGURE 5. Amplification of a Differential Voltage from a Resistance Bridge.




FIGURE 6. Amplification of a Transformer-Coupled Analog Signal Using External Gain Set.




FIGURE 7. Isolated Thermocouple Amplifier with Cold Junction Compensation.




FIGURE 8. ECG Amplifier or Recorder Preamp for Biological Signals.




FIGURE 9. Single Supply Low Power Instrumentation Amplifier.




FIGURE 10. Precision Isolated Instrumentation Amplifier.




FIGURE 11. Multiple Channel Precision Instrumentation Amplifier.




Effective: 7/1/85 Supersedes: None

Multibus (IEEE-796) SEQUENCE-OF-EVENTS BOARD

FEATURES

- 24 channels
- 1msec resolution
- 1100 event times
- Optical isolation 1200V input-to-bus, 300V channel-to-channel
- Debounce
- Time-of-day clock
- Clock synchronization




DESCRIPTION

The MP840 is a 24-channel discrete input card that reads the static state of an input or monitors the state of a discrete input and records any change in state of that input. This information records the sequence in which a series of inputs change or the sequence in which events occur.

Events are recorded by setting a flag to indicate which channel has changed state. A flag and polarity for each channel is stored by the MP840 when an event occurs. This data is time-stamped with a Julian day and time to within one millisecond and is held for later access by the system computer. A total of 1100 event times or 26,400 events can be stored by the MP840; unused points can be masked out. The on-board clock can be set and synchronized by the system computer.

The MP840 is reset on power-up, low power condition, bus reset, by software command or by an on-board watchdog timer.

A command/response protocol is used to transfer information between the MP840 and the system computer. Data is transferred through four registers: the ID register, status register, data register and reset register. An I/O port is used to pass a synchronization command.



Data Acquisition and Control Systems Division • 3631 E. 44th Street • Tucson, Arizona 85713 • Telephone: (602) 747-0711 • TWX: 910-952-1115 • Cable: BBRCORP

Memory M	ар									
Base Address	b7	b6	b5	b4	b3	b2	b1	ь0	Register	
+0	1	1	0	0	0	s	s	s	ID	
+1	х	М7	М6	M5	M4	МЗ	M2	М1	Status	
+2	D	D	D	D	D	D	D	D	Data	
+3	X	Х	Х	Х	X	х	х	X	Reset	9.7
S = switch so D = data X = don't can M1 = output M2 = input b	re buffe	er full			M: M:	4 = e 5 = e	vent i vent i iterru	nemo	eabled iry empty iry full able	1

00	read-mask	30	sync-start	CO	interrupt enable (1)
03	set-mask	40	start-detect	D0	interrupt disable "
05	set-clock	50	stop-detect	E0	abort (1)
10	read-clock	60	read-input	FO	read-error
20	sync-enable	70	read-event		

Re	ply Summa	iry			
00	set-reply	60	end-of-data	A0	sync-error
03	mask-data	63	input-data	BO	no-error
15	clock-data	75	event-time	CO	start-error
20	sync-enable	78	event-data	D0	stop-error
30	sync-start	80	set-error	E0	abort
40	start-detect	90	reset	FO	empty
50	stop-detect				

Jumper Summary	
W1-W24 Input range	W33, W34 Synchronize port add.
W25-W28 Debounce time	W35, W36, W41 Board ID
W29 Reset enable	W37, W38 Memory/IO map
W30-W31 Memory size	W39, W40 Memory inhibit
W32 Acknowledge enable	W42 Clock rate


Switch Opti	ons	
SW1	Interrupt level	
SW2-SW4, SW6	Base address	
CW5	Synchronize port address	

Pin ⁽¹⁾	P3 ⁽²⁾	P4 ⁽²⁾
49-50	Channel 1	Channel 13
46-45	Channel 2	Channel 14
42-41	Channel 3	Channel 15
38-37	Channel 4	Channel 16
34-33	Channel 5	Channel 17
30-29	Channel 6	Channel 18
26-25	Channel 7	Channel 19
22-21	Channel 8	Channel 20
18-17	Channel 9	Channel 21
14-13	Channel 10	Channel 22
10-9	Channel 11	Channel 23
6-5	Channel 12	Channel 24
1	NC	+sync
2	NC	-sync

ELECTRICAL SPE Typical at +25°C.	CIFICATIONS					
CHANNELS	24					
RANGE DC Voltage: Range A Range B AC Voltage: Range A Range B Contact Closure	4VDC to 58VDC at 1mA to 15mA 60VDC to 140VDC at 1mA to 2.4mA 8Vrms to 58Vrms at 1.5mA to 15mA 90Vrms to 140Vrms at 1.5mA to 2.4mA Wetting current must be provided externally					
ISOLATION Input-to-bus Channel-to-channel	1200V peak 300V peak					
DEBOUNCE TIME Ranges Accuracy Type	0, 2.5, 10, 20, and 40msec ±12.5% Hardware, selectable in groups of six channels					
IMPUT IMPEDANCE Range A Range B	4kΩ, nominal 60kΩ, nominal					
SYNCHRONIZED INPUT	4VDC TO 15VDC at 5mA to 30mA, 200µs minimum duration					
EVENT STORAGE Event times Total events	1100 26,400 (24 events per event time)					
RESOLUTION Clock synchronization skew	1ms 500ns					
REAL TIME CLOCK	Day, hour, minute, seconds and milliseconds					
CPU	8085					
MEMORY RAM EPROM	10k bytes 4k bytes					
TIME BASE	8.0MHz, 50ppm/°C stability					
BUS	Multibus (IEEE-796) compatible					
POWER	5VDC ±5% at 0.5A					
ENVIRONMENT Operating temperature Storage temperature Relative humidity	0°C to +70°C -25°C to +85°C 95% noncondensing					

MECHANICAL SPECIFI	CATIONS
Board thickness	96) specifications
Mating connectors: Burr-Brown 2250MC (Viking 3VI 3M Corp. 3415-0001 (Scotchflex,	125/1JNS, solder tab).





MP85188

SINGLE-BOARD COMPUTER

85188 SINGLE-BOARD COMPUTER MULTIBUS™ (IEEE-796)-COMPATIBLE

FEATURES

- 80188 CPU
- 8MHz
- 16 JEDEC 28-PIN MEMORY SOCKETS
 - UP TO 96k RAM
 - UP TO 256k EPROM
 - UP TO 64k EEPROM
- EEPROM SUPPORTED
- 1M BYTE ADDRESSABLE MEMORY
- DUAL SERIAL RS-232C PORTS

- 24 PARALLEL TTL I/O
- THREE COUNTERS (16 bit)
- TWO SBX SITES
- VECTORED INTERRUPTS
 10 inputs
 18 sources
- WATCHDOG TIMER
- USER-DEFINABLE FEATURES

DESCRIPTION

The MP85188 is a complete computer system on a single Multibus board with technological advances implemented to maximize computing power, memory expansion, and system performance. As a complete computer system the MP85188 includes an 80188 CPU, clock, memory (RAM, EPROM, EEPROM), serial I/O, parallel I/O, interrupt controller, timers, watchdog security timer, user-defined board status I/O, and SBX expansion. Advantages of the MP85188 include speed, flexible byte-wide JEDEC memory sites for EPROM, RAM, and EEPROM, EEPROM memory write support, popular 8088/8086 instruction set, watchdog timer for system integrity, low power consumption, and user-defined status I/O for board diagnostics and configuration.

The high speed of the Intel 80188 coupled with no-wait-state system design makes the MP85188 extremely valuable for real-time applications. Memory

is designed to allow for EPROM-intensive applications that use RAM only for temporary data storage during operation. Critical set point data requiring permanent retention can be stored in EEPROM. The byte-oriented memroy configuration allows system memory to be expanded one chip at a time rather than two chips at a time as required in most 16-bit systems. Therefore only required memory need be installed and this reduces overall system cost. The Intel 80188 supports the popular 8086/8088 instruction set. Power consumption is much lower for the 80188 system approach than for equivalent 16-bit systems. The MP85188 supports multimaster capability allowing for the design of parallel processing systems. Twenty-four discrete I/O points can be controlled directly by the parallel port. Expansion can be achieved by the addition of SBX modules or other Burr-Brown Multibus industrial I/O boards.

Multibus™-Intel Corp

International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

CENTRAL PROCESSING UNIT (CPU)

The Intel 80188 is a fast and versatile 16-bit microprocessor that gives the MP85188 the capability of handling the sophisticated requirements inherent to multitasking operating systems. This highly integrated microprocessor contains most system functions on one chip. These functions include clock generator, chip select, timers, interput controller, and dual 20-bit direct memory access (DMA). This single component approach greatly reduces component count, which enhances system reliability. The MP85188 is ideal for distributed control or data acquisition systems.

Completely compatible with iAPX86, iAPX188 and iAPX88 software, the 80188 is a high-performance microprocessor system. A powerful instruction set allows simplified programming, easy implementation of high-level languages, and efficient memory storage. Capabilities included are logical and arithmetic operations (addition, subtraction, multiplication, and division), bit, BCD, and ASCII character manipulation, string instructions, flexible addressing modes, loop instructions, enhanced control transfers, stack manipulation, and I/O handling.

MEMORY

Sixteen 28-pin, byte-oriented, JEDEC memory sites provide flexible memory configuration. Configuration is simplified through a mixture of dedicated and multipurpose sites. Four sites located in lower memory space are dedicated to RAM. Four sites located in upper memory space are dedicated to EPROM. The remaining eight sites are multipurpose and accommodate RAM, EPROM, or EEPROM. Four additional sites can be made available through an iSBC341 expansion module.

The MP85188 is provided with 8k bytes of static RAM. RAM capacity can be expanded to 96k (max) by using the eight multipurpose sockets or 128k (max) with the iSBC341 memory expansion module. The four dedicated EPROM sockets support up to 128k bytes of memory with 27256-type devices. A typical system could include 128k RAM and 128k EPROM. Other memory combinations are possible to meet special requirements. All memory is local to the CPU and is not accessible from the bus.

EEPROM SUPPORT

Electrically-erasable programmable read only memories (EEPROMs) can be installed in the multipurpose memory sites. A timer that can be set for either Imsec or l0msec is dedicated to timing the EEPROM write cycle. Completion of the write cycle can be monitored through polling or interrupt techniques. The MP85188 will support both 2k and 8k EEPROM devices.

SERIAL I/O

Serial I/O capability is provided by an 8274 dual multiprotocol serial controller. Dual RS-232C channels support both byte-asynchronous and bit- or byte-synchronous modes of operation. The asynchronous mode transmits 5-bit to 8-bit characters at baud rates of 300 to 19.2k and supports full duplex operation including complete modem control. The synchronous mode responds to either an internal or external synchronizing source. SDLC and HDLC flags may be generated and recognized. Data and device status are accessed via polling or interrupt operation.

PARALLEL I/O

The 24 TTL I/O channels are provided by an 8255 PIO chip. Signal lines are interfaced through sockets that allow either line drivers or resistor networks to buffer the signals. The I/O card edge connector interfaces to OPTO 22 I/O module panels.

COUNTER TIMERS

Three 16-bit counter timers on the 80188 chip provide timer functions for the MP85188. These timers are controlled by 16-bit registers internal to the 80188. One of the counters can be used to prescale the other two. Two of the timers provide the serial controller baud rate clocks.

INTERRUPT CAPABILITY

The 80188 CPU interrupt handling capabilities fall into three classes: hardware initiated, INT instructions, and instruction exceptions. Five interrupt lines to the 80188, including one nonmaskable interrupt, are provided. The number of interrupt inputs can be expanded from 5 to 10 through an on-board 8259 slave interrupt controller. Two interrupts are dedicated to the serial controller. The remaining 8 interrupt inputs can be jumper-connected to a wide variety of sources including: eight lines from the Multibus, the EEPROM ready/busy write line, or two inputs from each of the SBX connectors.

WATCHDOG TIMER

A user-selectable hardware watchdog timer is available on the MP85188. This timer is cleared by a write operation to the status LEDs. When the 300msec timeout occurs, a hardware reset will reinitialize the MP85188.

USER-DEFINABLE FEATURES

Eight LEDs are mounted on the top edge of the MP85188. These may be used for status indication or diagnostics.

An eight-position DIP switch is provided to allow the user to set an application-specific status code on the board. These switches can be monitored by software to cause the program to branch to diagnostic routines or perform special application functions.

SBX SITES

The two SBX connectors accommodate two single-wide modules, or one single-and one double-wide module. DMA capability is supported by both sites.




FIGURE 1. Block Diagram of MP85188.

MULTIBUS COMPATIBLE

The Multibus (IEEE-796) system bus is available for system expansion including address support to one megabyte and eight-bit data transfers. System functionality can be enhanced using Burr-Brown's wide selection of industrial I/O boards or other general-purpose peri-

SPECIFICATIONS

CPU

80188 (8MHz)

CLOCK

BUS

IEEE-796 (Multibus)

MEMORY

Sixteen 28-pin JEDEC sockets:

4 RAM (32k max), 8k supplied

4 EPROM (128k max)

8 multipurpose (64k RAM, 128k EPROM, or 64k EEPROM)

iSBC341 memory expansion module

(32k RAM or 32k EEPROM)

SERIAL I/O

Two RS-232C ports (8274 serial controller): asynchronous, synchronous PARALLEL I/O

24 TTL I/O points (8255)

COUNTERS

Three 16-bit (internal to 80188)

pheral boards. Both serial and parallel bus arbitration methods are supported. Arbitration synchronization signals are provided by the MP85188 and can be optionally disconnected. The 8259 interrupt controller allows the MP85188 to support all eight bus-vectored priority interrupts.

INTERRUPT

10 inputs, 18 sources

SBX EXPANSION

Two connectors, IEEE-P959-compatible

WATCHDOG TIMER

300msec

USER-DEFINED FEATURES

Eight LEDs, user-defined; eight switch inputs

ENVIRONMENT

Operating temperature: 0°C to +50°C, 200 linear feet per minute air velocity

Storage temperature: -40°C to +85°C Humidity: 90% noncondensing

POWER(1)

Voltage required:

±12V at 50mA

5V at 1.5A with 8k RAM or 2.0A with 32k RAM and 16k EPROM

NOTE: (1) Does not include expansion memory.

MPV902

Effective: 7/1/85 Supersedes: None

VMEbus RELAY OUTPUT BOARD

FEATURES

- 32 channels
- Latched outputs
- Power-up reset
- 600VDC isolation, field-to-bus
- 300VDC isolation, channel-to-channel
- Status LEDs




DESCRIPTION

The MPV902 is a 32-channel digital output board that is electrically and mechanically compatible with the VME-bus-based microcomputer systems.

Each of 32 channels is implemented by a protected reed relay and can handle up to 10W. Relays provide low "on-impedance", high output current and isolation between the computer and the field. Isolation assures that ground-loop problems are avoided. The computer is protected from component failures caused by voltage transients and malfunctions from outside sources. Each output contact set is protected by a transient suppressor.

Full hardware integration allows cards to be inserted directly into the system back panel. Power for the card is provided by the system bus. No external power supplies are required.

MPV902 appears as a memory location and data written on the data bus controls the status of each output. A logic "1" will close a contact. A logic "0" will open a contact. Any memory write operation may be used. The base address of the MPV902 is factory-set to FFF000 hexadecimal but may be changed to any value by setting the appropriate switches. The ID code is the lower byte of the base address and may be set to any 8-bit value.




Data Acquisition and Control Systems Division • 3631 E. 44th Street • Tucson, Arizona 85713 • Telephone: (602) 747-0711 • TWX: 910-952-1115 • Cable: BBRCORP

Memory Map and Channel Position								Sin Signification									
Base Address	D15							D08	D07							D00	Data Bit
+0	0	0	0	0	0	0	0	1	1	0	1 .	0	1	0	113	0 2	Type/ID code
+2	ch 15	ch 14	ch 13	ch 12	ch 11	ch 10	ch 9	ch 8	ch 7	ch 6	ch 5	ch 4	ch 3	ch 2	ch 1	ch 0	P3
+4	ch	ch	ch	ch	ch	ch	ch	ch	ch	ch	ch	ch	ch	ch	ch	ch	P4
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
+6	×	X	X	х	х	X	Х	X	×	X	X	×	х	X	х	×	not used

ADDRESSING MODES

The MPV902 can be operated in a variety of address modes. It will respond to either a 16-bit address or a 24-bit address. Additionally, address modifiers can be enabled to establish privilege levels as defined by the VME specifications.

Address/Address Modifier (AM) Response								
Response Type	AM Codes			Set to Off				
16-bit	N/A	A01-A15	SW3-1	SW3-2, -3				
24-bit	N/A	A01-A23	None	SW3-1, -2, -3				
Short	29, 2D	A01-A15	SW3-1, -2	SW3-3				
Standard	39, 3D	A01-A23	SW3-3	SW3-1, -2				



OUTPUT CONNECTOR PINOUT						
Pins	P3 Function	P4 Function				
1-20	Channel 1	Channel 17				
2-21	Channel 2	Channel 18				
3-22	Channel 3	Channel 19				
4-23	Channel 4	Channel 20				
5-24	Channel 5	Channel 21				
6-25	Channel 6	Channel 22				
7-26	Channel 7	Channel 23				
8-27	Channel 8	Channel 24				
9-28	Channel 9	Channel 25				
10-29	Channel 10	Channel 26				
11-30	Channel 11	Channel 27				
12-31	Channel 12	Channel 28				
13-32	Channel 13	Channel 29				
14-33	Channel 14	Channel 30				
15-34	Channel 15	Channel 31				
16-35	Channel 16	Channel 32				
17-36	+5V	+5V				
18	N/C	N/C				
19-37	Common	Common				

NUMBER OF CHANNELS	32			
DIGITAL OUTPUT				
Watts DC (resistive load), max	10W			
Amps (resistive load), max	0.5A			
Voltage (resistive load), max	28VDC, rms			
Life (resistive load), min	10⁴ operations			
Initial contact resistance, max	0.3Ω			
Actuate Time	1msec			
Deactuate Time	250µsec			
Bounce Time	150µsec			
TRANSIENT PROTECTION	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			
Continuous power rating	250mW			
Discharge capacity	30 watt-seconds			
Leakage current through transient				
suppressor at 28V	5mA			
POWER REQUIREMENTS				
Voltage	5VDC, ±5%			
Supply Drain, max.	0.3A			
ISOLATION VOLTAGE				
Between microcomputer bus and output	600VDC			
Between outputs	300VDC			
OPERATING TEMPERATURE	0°C to +70°C			
STORAGE TEMPERATURE	-55°C to +125°C			

MECHANICA	L SPECII	FICATIONS	
Compatible with V	MEbus specifi	cations	
Minimum card spa	cing		0.8" (20.3mm)
Board thickness .			. 0.062" (1.57mm)
Bus connector: P1	r		96-pin DIN
P2	2		NA
I/O connectors, P3	3/P4	37-	oin D-subminiature
Accessories: Conr male, D-subminiat 206650-1 or 3M P	ture types. Ma /N 3636-1000	ating connectors may be used with	such as AMP P/N mass-terminated

connections.





MPV904


VMEbus Analog Output Board

Features:

- 16 analog output channels
- Output voltage selectable between ±2.5V and ±10V
- 12-bit resolution

Applications:

- Factory automation and instrumentation
- Laboratory instrumentation
- Process control
- Machine control and monitoring
- Data logging systems



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. [602] 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

16 Channels of Analog Output on One Board

The high channel density of the MPV904 is made possible by using a dynamic refreshing technique on output sample/hold amplifiers.

Instead of the traditional method of providing one DAC (digital-to-analog converter) per output channel, only one DAC is used for all 16 channels, providing one of the lowest cost-per-output-channel boards on the market. The DAC output is sequentially switched between sample/hold amplifiers with each channel value stored digitally in RAM. The values held in this on-board RAM are easily changed from VMEbus.

Specifications

Typical at 25°C unless otherwise stated.

Number of Output Channels	
Resolution	
Ranges (jumper selectable)	±10V, ±5V, ±2.5V,
	0 to +5V, 0 to +10V
Total Error max	±0.075% FSR
Settling Time to 0.1% of FSR	2msec
Settling Time to 0.01% for 20V step	3.5msec max
Power Requirements	+5V ±5% at 1.5A max
Operating Temperature	0°C to +60°C
Storage Temperature	
Relative Humidity	90% noncondensing

Note: FSR means Full Scale Range.

Ordering Information

MPV904	16-channel analog voltage	output board
OM904	Operating Manual for MPV90-	4 (as supplied
		with board)

TOP QUALITY VMEDUS PRODUCTS FROM BURR-BROWN

In addition to the full Q.C. vetting of incoming components, the boards are subjected to a comprehensive temperature cycled burn-in (8 cycles between -20°C and +50°C).

Exhaustive tests before and after burn-in ensure that any problems are identified before the product leaves the factory.

SUPPORT DOCUMENTATION

Each VMEbus board is fully supported with a comprehensive operating manual. In addition to detailed set-up and operating instructions, the manual includes schematics and assembly language software written for the 68000 processor.

THE SYSTEMS APPROACH

This board is one of a family of VMEbus boards in which a systems approach has been taken in the design of the bus interface. This

ensures software compatibility between the boards as well as giving the system designer a wide range of VMEbus features.

- Configuration A24, D16, DTB slave
- Address block selectable within 16M bytes memory space
- Short addressing available if required (64K bytes)
- Multiple address modifier capability
- 150nsec response to CPU interrogation

Contact Burr-Brown for details of the full range of analog I/O and DSP boards on the VMEbus.





MPV905


VMEbus Analog Output Board

Features • 8 current source analog output channels

- 3 selectable output current ranges
- 12-bit resolution
- Address block selectable in whole 16 Mbyte memory space
- Fully VMEbus compatible

Applications • Factory automation and instrumentation

- Laboratory instrumentation
- Process control
- Machine control and monitoring



International Airport Industrial Park - P.O. Box 11400 - Tucson. Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

MPV905—8 Channels of Current Output

The MPV905 is an 8-channel analog output board (current source) with 12-bit resolution and full VMEbus capability. The board features three standard output current ranges enabling aflexible solution to noise-free industrial applications.

High channel density is achieved by using dynamic analog outputs. This approach utilises a single digital to analog converter to drive all 8 outputs. Digital data for each channel is stored in an on-board RAM and the corresponding analog output is stored in separate sample and hold circuits. A voltage to current converter on each channel then provides the current output from the board The host CPU changes data in RAM by a write operation to the appropriate channel. Glitch-free operation is ensured as the refresh circuitry is disabled while new data is being written into the RAM.

The current source outputs are powered from a user supply in the range +13.5V to +40V through the P3 connector.

TOP QUALITY VMEbus PRODUCTS FROM BURR-BROWN

In addition to the full Q.C. vetting of incoming components, the boards are subjected to a comprehensive temperature cycled burn-in (8 cycles between -20°C and $+50^{\circ}\text{C}$).

Exhaustive tests before and after burn-in ensure that any problems are identified before the product leaves the factory.

SUPPORT DOCUMENTATION

Each VMEbus board is fully supported with a comprehensive operating manual. In addition to detailed set-up and operating instructions, the manual includes schematics and assembly language software written for the 68000 processor.

THE SYSTEMS APPROACH

This board is one of a family of VMEbus boards in which a systems approach has been taken in the design of the bus interface. This ensures software compatibility between the boards as well as giving the system designer a wide range of VMEbus features.

- Configuration A24, D16, DTB slave
- Address block selectable within 16M byte memory space
- Short addressing available if required (64K bytes)
- Multiple address modifier capability

Contact Burr-Brown for the full range of Analog I/O and DSP boards on the VMEbus

Specification Typical at 25°C

Number of output channels 8
Resolution 12 bits
Output ranges (jumper selectable) 0-20mA
4-20mA
5-25mA
Total Error (max) ±0.05% FSR
Settling time to 0.1% of FSR 2msec
Settling time to 0.01% for 20mA step 3.5msec max
Power from VMEbus +5V ±5% at 1.5A max
Power from user supply (Vcc) 13.5V to 40V
at 250mA max
Operating temperature 0°C to 60°C
Storage temperature25°C to 85°C
Relative humidity 5% to 90% non-condensing
Note: FSR means Full Scale Range.

Ordering Information

MPV905 – 8-Channel Analog Current Output Board

OM905 - Operating Manual for MPV905 (as supplied with board)

MPV910

Effective: 7/1/85 Supersedes: None

VMEbus ISOLATED DIGITAL INPUT BOARD

FEATURES

- 32 channels
- Contact closure
- Contact wetting current
- Voltage inputs
- TTL-compatible inputs
- 600VDC isolation field-to-computer 300VDC isolation channel-to-channel
- Debounce
- Status LEDs
- Board type and ID codes




The MPV910 is a 32-channel optically isolated discrete input board that is electrically and mechanically compatible with VMEbus-based microcomputer systems. Input signal types include dry contact closures, wetted contact closures, and DC voltages.

Input isolation protects the computer from input voltage transients and malfunctions of field inputs. Channel-to-channel isolation minimizes channel interaction and avoids ground-loop problems. Contact debounce, which prevents erroneous data caused by relay contact bounce, is provided on all models.

There are three versions of the MPV910. The MPV910 includes a contact wetting source to provide sense current for dry contacts. The MPV910-LV has reduced input impedance to allow TTL level inputs. The MPV910-NS has had the contact wetting source removed.

The MPV910 appears as a memory location. Data is acquired through any memory read operation. Each input is one bit of a byte. An open contact (low voltage) is represented by a logic "0". A closed contact (high voltage) is represented by a logic "1". The base address of the MPV910 is factory-set to FFF000 hexadecimal but may be changed to any value by setting the appropriate switches. The 1D code is the lower byte of the base address and may be set to any 8-bit value.






Data Acquisition and Control Systems Division • 3631 E. 44th Street • Tucson, Arizona 85713 • Telephone: (602) 747-0711 • TWX: 910-952-1115 • Cable: BBRCORP

Memory Map and Channel Position																	
Base Address	D15	1						D08	D07							D00	Data Bit
+0	0	0	0	0	0	0	0	1	1	0	1 1	0	. 1	0	1	Ő	Type/ID code
+2	ch 15	ch 14	ch 13	ch 12	ch 11	ch 10	ch 9	ch 8	ch 7	ch 6	ch 5	ch 4	ch 3	ch 2	ch 1	ch 0	P3
+4	ch 31	ch 30	ch 29	ch 28	ch 27	ch 26	ch 25	ch 24	ch 23	ch 22	ch 21	ch 20	ch 19	ch 18	ch 17	ch 16	P4
+6	х	Х	X	х	х	X	X	Х	X	Х	х	Х	Х	X	х	X	not used

ADDRESSING MODES

The MPV910 can be operated in a variety of address modes. It will respond to either a 16-bit address or a 24-bit address. Additionally, address modifiers can be enabled to establish privilege levels as defined by the VME specifications.

Address/Address Modifier (AM) Response								
Response Type	AM Codes	Address Decoding	Set to On	Set to Off				
16-bit	N/A	A01-A15	SW3-1	SW3-2, -3				
24-bit	N/A	A01-A23	none	SW3-1, -2, -3				
Short	29, 2D	A01-A15	SW3-1, -2	SW3-3				
Standard	39, 3D	A01-A23	SW3-3	SW3-1, -2				



NPUT CONNECTOR PINOUT						
Pin High-Low	P3 Function	P4 Function				
1-20	Channel 1	Channel 17				
2-21	Channel 2	Channel 18				
3-22	Channel 3	Channel 19				
4-23	Channel 4	Channel 20				
5-24	Channel 5	Channel 21				
6-25	Channel 6	Channel 22				
7-26	Channel 7	Channel 23				
8-27	Channel 8	Channel 24				
9-28	Channel 9	Channel 25				
10-29	Channel 10	Channel 26				
11-30	Channel 11	Channel 27				
12-31	Channel 12	Channel 28				
13-32	Channel 13	Channel 29				
14-33	Channel 14	Channel 30				
15-34	Channel 15	Channel 31				
16-35	Channel 16	Channel 32				
17-36	+V	+v				
18	N/C	N/C				
19-37	-V	-v				

INPUT CHARACTERISTICS Number of Inputs	32
Input Resistor: MPV910	32 10kΩ. 1/2W
MPV910NS	10kΩ, 1/2W
MPV910LV	1kΩ, 1/2W
Delay Times: Open-to-Closed	10msec
Closed-to-Open	10msec
VOLTAGE SENSE	The Albanian
Logic 0: MPV910	Open
MPV910NS	4VDC, max
MPV910LV	2VDC, max
Logic 1: MPV910	Closed
MPV910NS MPV910LV	17VDC, min 3.5VDC, min
	3.5VDC, nim
MAXIMUM VOLTAGE (Vs) ACROSS	
INPUT WITHOUT DAMAGE	60VDC, max 120VAC, max
	12UVAC, max
VOLTAGE SOURCE (contact wetting)(1)	
MPV910	24VDC
MPV910NS MPV910LV	None
	None
ISOLATION VOLTAGE	112215 Dec 4
System-to-Field Channel-to-Channel	600VDC 300VDC
Input Blocks ⁽²⁾	300VDC 300VDC
	300000
POWER REQUIREMENTS	EVDC/500mA
MPV910	+5VDC/500mA; +12VDC, 250mA
MPV910NS	+5VDC/500mA
MPV910LV	+5VDC/500mA
ENVIRONMENT	
Operating Temperature	0°C to +70°C
Storage Temperature	-55°C to +125°C
Relative Humidity	95% noncondensing

degrade channel-to-channel isolation. (2) The on-board DC-to-DC converter provides two isolated voltages. Each voltage services one block of sixteen input channels.

MECHANICAL SPECIFICATIONS Compatible with VMEbus specifications Minimum card spacing 0.8" (20.3mm) Board thickness 0.062" (1.57mm) Bus connector: P1 96-pi DIN P2 NA

Accessories: Connectors for the digital inputs are standard 37-pin, male, D-subminiature types. Mating connectors such as AMP P/N 206655-1 or 3M P/N 3837-1000 may be used with mass-terminated ribbon cable or Canon P/N DCMA-37S may be used with solder connections.

I/O connectors, P3/P4 37-pin D-subminiature

MPV930-48

Effective: 7/1/85 Supersedes: None

VMEbus TTL INPUT/OUTPUT BOARD

FEATURES

- 48 channels
- Socketed I/O terminations
- Latched outputs
- Output read back
- No power-up glitch
- Status LED
- Board type and ID codes




DESCRIPTION

The MPV930-48 is 48-channel TTL I/O board that is electrically and mechanically compatible with VMEbus-based microcomputer systems. I/O channels are organized as six 8-bit ports. Each port may be configured as an input or output by installing the appropriate driver or termination network in the socket provided.

Data from the output ports can be read by the system CPU. Outputs are enabled under software control. At power-up the outputs can be set to a desired value prior to enabling them.

Full hardware integration allows cards to be inserted directly into the system back panel. Power for the card is provided by the system bus. No external power supplies are required.

The MPV930-48 appears as a memory location and is both byte- and word-accessible. Data is transferred through read and write operations. The base address of the MPV930-48 is factory-set to FFF000 hexidecimal but may be changed to any value by setting the appropriate switches. The ID code is the lower byte of the base address and may be set to any 8-bit value.




Data Acquisition and Control Systems Division • 3631 E. 44th Street • Tucson. Arizona 85713 • Telephone: (602) 747-0711 • TWX: 910-952-1115 • Cable: BBRCORP

Base Address	D15		11.5			1		D08	D07						- 29	D00	Data Bit
+0	0	0	0	0	0	0	1	0	Υ	Υ	Υ	Y	Υ	Υ	Y	Y	BD IC code
+2	X	X	Х	X	Х	X	Х	Х	X	Х	P6	P5	P4	P3	P2	P1	O/P CTRL
+4 P2	C16	C15	C14	C13	C12	C11	C10	C9	C8	C7	C6	C5	C4	СЗ	C2	C1	P1
+6 P4	C32	C31	C30	C29	C28	C27	C26	C25	C24	C23	C22	C21	C20	C19	C18	C17	P3
+8 P6	C48	C47	C46	C45	C44	C43	C42	C41	C40	C39	C38	C37	C36	C35	C34	C33	P5
+10	X	Х	X	Х	X	х	X	Х	X	X	Х	X	X	Х	X	X	Not Used
+12	×	×	×	×	×	×	×	×	×	×	×	×	×	х	×	×	Not Used
. +14	X	Х	Х	Х	X	Х	Х	X	X	Х	Х	х	х	х	X	X	Not Used

ADDRESSING MODES

The MPV930 can be operated in a variety of address modes. It will respond to either a 16-bit address or a 24-bit address. Additionally, address modifiers can be enabled to establish privilege levels as defined by the VME specifications.

Address/Address Modifier (AM) Response									
Response Type	AM Codes	Address Decoding	Set to On	Set to Off					
16-bit	N/A	A01-A15	SW3-1	SW3-2, -3					
14-bit	N/A	A01-A23	None	SW3-1, -2, -3					
Short	29, 2D	A01-A15	SW3-1, -2	SW3-3					
Standard	39, 3D	A01-A23	SW3-3	SW3-1, -2					




MECHANICAL SPECIFICATIONS	
Compatible with VMEbus specifications	
Minimum card spacing	0.8" (20.3mm)
Board thickness	0.062" (1.57mm)
Bus connector: P1	96-pin DIN
P2	NA
I/O connectors, P3/P4	50-pin header
Connectors for the I/O ports are standard 50-p	oin headers. Mating
connectors such as Ansley type 609-5030, Berg type 3425-6000.	type 66900-350, 3M

ELECTRICAL SPECIFIC Typical at +25°C.	CATIONS
INPUT CHARACTERS Number of Inputs	48(1)
Input Levels	40
Logic 0	0.8VDC
Logic 1	2.0VDC
Input Load	One TTL load plus load of terminators installed.
Maximum Input Voltage	5.5VDC
OUTPUT CHARACTERISTICS Number of Outputs Output Levels	48 ⁽¹⁾ Depends on installed driver. ⁽²⁾
POWER REQUIREMENTS	+5VDC at 600mA
ENVIRONMENT	in in transmission of the contraction
Operating Temperature	0°C to +70°C
Storage Temperature	-55°C to +125°C
Relative Humidity	95% noncondensing

NOTES: (1) Board has 48 channels. All channels may be changed by software from input to output in groups of eight. (2) Board-mounted sockets will accommodate standard S, LS, and ALS versions of 7400, 7403, 7408, 7409, 7426, 7432, 7437, 7438 or 74132 as output drivers.

Pin No.*	P3 Fi	unction	P4 Function			
	Port	Channel	Port	Channel		
50	50 1		4	25		
48	25. V. 10. 15.	2	4	26		
46		3	4	27		
44	1	4	4	28		
42	1	5	4	29		
40	1 g (3 1 1) = 16	6	4	30		
38	1 - 1	7	4	31		
36	1	8	4	32		
34	2	9	5	33		
32	2	10	5	34		
30	2	11	5	35		
28	2	12	5	36		
26	2	13	5	37		
24	2	14	5	38		
22	2	15	5	39		
20	2	16	5	40		
18	3	17	6	41		
16	3	18	6	42		
14	3	19	6	43		
12	3	20	6	44		
10	3	21	6	45		
8	3	22	6	46		
6	3	23	6	47		
4	3	24	6	48		





MPV960


VMEbus Analog Input and DSP Board

Features • 4 analog input channels with simultaneous sampling

- On board TMS320 Digital Signal Processor
- Dual-port swinging-buffer RAM
- Transient capture and continuous input modes
- 12-bit resolution
- Optical isolation between analog and digital circuits

- Applications Real-time digital filtering
 - Speech processing
 - Signal pre-processing
 - Vibration analysis
 - Correlation





International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

MPV960—For real-time digital signal processing

The MPV960 is a 4-channel high-speed analog input board incorporating on-board signal processing and is fully compatible with the VMEbus. Analog inputs are optically isolated from the digital section of the board and can be sampled simultaneously on 2 or 4 channels. The board incorporates the Texas Instruments TMS320 signal processing chip which has a 200nsec instruction cycle and a specialized arithmetic section for high-speed signal processing applications.

Analog data is captured at sampling rates defined by the MPV960 or an external trigger source. Datacan be processed in real time by the TMS320 and stored in data RAM for access by the host CPU via the VMEbus. In this way analog signals can be continuously sampled at fixed rates independent of asynchronous events in the host system such as dynamic RAM refreshing and servicing of other tasks.

Software Support: The MPV960 is supplied with PROMs containing programs for data acquisition averaging and spike removal. Software packages for digital filtering and other functions will be produced. Customized software can also be developed by the user.

Availability of software packages on request.

TOP QUALITY VMEbus PRODUCTS FROM BURR-BROWN

In addition to the full QC inspection of incoming components, the boards are subjected to a comprehensive temperature-cycled burn-in (8 cycles between -20°C and +50°C.)

Exhaustive tests before and after burn-in ensure that problems are eliminated before the product leaves the factory.

SUPPORT DOCUMENTATION

Each VMEbus board is fully supported with a comprehensive operating manual. In addition to detailed set-up and operating instructions, the manual includes schematics and assembly language software written for the 68000 processor.

THE SYSTEMS APPROACH

This board is one of a family of VMEbus boards in which a systems approach has been taken in the design of the bus interface. This ensures software compatibility between the boards, as well as giving the system designer a wide range of VMEbus features.

- Configuration A24, D16, DTB slave
- Address block selectable within 16M byte memory space
- Short addressing available if required (64k bytes)
- Multiple address modifier capability
- Seven vectored interrupt levels

Specification	(Typical at 25°C)
	/, 0 to 10V, ±2.5V, ±5V, ±10V
Resolution	12 bits
Digital Section Processor TMS320 w Data storage memory Program memory Triggering modes Power requirement	16k bytes (8k × 16) 8k bytes (4k × 16) internal/external/event
Environmental Characteristics Operating temperature Relative humidity	

ORDERING INFORMATION

MPV960 —4-channel analog-input DSP board
OM960 —Operating Manual for MPV960 (as supplied with board)

Contact Burr-Brown for details of the full range of analog I/O and DSP boards on the VMEbus.





OPA27 OPA37

Ultra-Low Noise Precision OPERATIONAL AMPLIFIERS

FEATURES

● LOW NOISE: 100% tested, 3.8nV/√Hz max at 1kHz

• LOW OFFSET: 25µV max • LOW DRIFT: 0.6µV/°C max

• HIGH OPEN-LOOP GAIN: 120dB min

• HIGH COMMON-MODE REJECTION: 114dB min

• HIGH POWER SUPPLY REJECTION: 100dB min

• FITS OP-07, OP-05, AD510, AD517 SOCKETS

APPLICATIONS

- PRECISION INSTRUMENTATION
- DATA ACQUISITION
- TEST EQUIPMENT
- PROFESSIONAL AUDIO EQUIPMENT
- TRANSDUCER AMPLIFIER
- RADIATION HARD EQUIPMENT

DESCRIPTION


The OPA27/37 is an ultra-low noise, high precision monolithic operational amplifier.

Laser-trimmed thin-film resistors provide excellent long-term voltage offset stability and allow superior voltage offset compared to common zener-zap techniques.

A unique bias current cancellation circuit (patent pending) allows bias and offset current specifications to be met over the full -55°C to +125°C temperature range.

The OPA27 is internally compensated for unity-gain stability. The decompensated OPA37 requires a closed-loop gain ≥ 5 .

The Burr-Brown OPA27/37 is an improved replacement for the industry-standard OP-27/OP-37.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

ELECTRICAL

At $V_{CC} = \pm 15$ VDC and $T_A = +25$ °C unless otherwise noted.

PARAMETER CONDI		OPA27/37A, OPA27/37E		OPA27/37B, OPA27/37F		OPA27/37C, OPA27/37G					
	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT											
NOISE			100								
Voltage, fo = 10Hz	100% tested, (A, E)		3.1	5.5		3.5	5.5		3.8	8.0	nV/√Hz
f _o = 30Hz	100% tested, (A, E)		2.9	4.5		3.1	4.5	2	3.3	5.6	nV/√Hz
f _o = 1kHz	100% tested, (A, E)		2.7	3.8		3.0	3.8		3.2	4.5	nV/√Hz
$f_B = 0.1Hz$ to $10Hz$			0.07	0.18		0.08	0.18		0.09	0.25	μV, p-p
Current,(1) fo = 10Hz	100% tested, (A, E)		1.7	4.0		1.7	4.0		1.7		pA/√H
f _o = 30Hz	100% tested, (A, E)		1.0	2.3		1.0	2.3	12-12-126	1.0	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	pA/√H
f _o = 1kHz	100% tested, (A, E)		0.4	0.6		0.4	0.6		0.4	0.6	pA/√H;
OFFSET VOLTAGE(2)											
Input Offset Voltage			±6	±25	·	±12	±60	100	±25	±100	μV
Average Drift ⁽³⁾	TA MIN TO TA MAX		±0.2	±0.6		±0.3	±1.3		±0.4	±1.8	μV/°C
Long Term Stability ⁽⁴⁾			0.2	1		0.3	1.5		0.4	2.0	μV/mo
Supply Rejection	±V _{cc} = 4 to 18V	100	134		100	125		94	120		dB
Net Control on the Section of the Se	$\pm V_{CC} = 4 \text{ to } 18V$		±0.2	±10		±0.6	±10		±1	±20	μV/V
BIAS CURRENT											
Input Bias Current			±11	±40		±13	±55		±15	±80	nA.
OFFSET CURRENT									120		
Input Offset Current			6	35		8	50		10	75	nA
IMPEDANCE										1 1 1 1 1 1 1	
Common-Mode			3			2.5	43.5 33		2		GΩ
VOLTAGE RANGE								100	N. Ashir.	2864	
Common-Mode Input Range		±11	±12.3		±11	±12.3		±11	±12.3		V
Common-Mode Rejection	$V_{IN} = \pm 11VDC$	114	128		106	125		100	122		dB
OPEN-LOOP GAIN, DC										Septime.	
Open-Loop Voltage Gain	R _L ≥ 2kΩ	120	126		120	125		117	124		dB
그렇게 되고 하는 사람이 바다	R _L ≥1kΩ	118	125		118	125		1,345	124	Applied by	dB
FREQUENCY RESPONSE		9 () () ()				and the William	100				
Gain-Bandwidth Product	OPA27	5	8		5	8		5	8	10.00	MHz
	OPA37	45	63		45	63		45	63		MHz
Slew Rate	$V_0 = \pm 10V$,						- 1				
	$R_L = 2k\Omega$		100								
	OPA27, G = +1	1.7	1.9		1.7	1.9		1.7	1.9		V/µsec
and the second of the second o	OPA37, G = +5	11	11.9		11	11.9	A.,	11	11.9		V/µsec
Settling Time, 0.01%	OPA27, G = +1		25			25		\$P\$ 11	25	10 10 Nag	μвес
	OPA37, G = +5		25			25			25		<i>µ</i> вес
RATED OUTPUT											
Voltage Output	R _L ≥ 2kΩ	±12	±13.8		±12	±13.8		±12	±13.8		V
	R _L ≥ 600Ω	±10	±12.8		±10	±12.8	11.5	±10	±12.8		V
Output Resistance	DC, open loop		70			70	1000		70		Ω
Short Circuit Current	$R_L = 0\Omega$		25	60		25	60		25	60	mA
POWER SUPPLY		Table 1									
Rated Voltage		1 14 1	±15			±15			±15		VDC
Voltage Range,				1.0							
Derated Performance		±4		±22	±4	5-4-5-5	±22	±4	10.5H (2	±22	VDC
Current, Quiescent	I _o = 0mADC		3	4.7		3	4.7	18 (27)	3.3	5.7	mA
TEMPERATURE RANGE										1000	
Specification									15 11 1	rigit i and th	
A, B, C		-55		+125	- 55		+125	-55	1.	+125	°C
E, F, G		-25		+85	-25		+85	-25		+85	°C
Operating		-55		+125	-55		+125	-55	India si	+125	°C
Storage		-65	E Company	+150	65	1	+150	65	1	+150	°C

NOTES: (1) Measured with industry-standard noise test circuit (Figures 1 and 2). Due to errors introduced by this method, these current noise specifications should be used for comparison purposes only. (2) Offset voltage specifications on grades A and E are guaranteed with units fully warmed ψ. Grades B, C, F, and G are measured with automatic test equipment after approximately 0.5 second from power turn-on. (3) Unnulled or nulled with 8kΩ to 20kΩ potentiometer. (4) Long-term voltage offset vs time trend line does not include warm-up drift.

ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)

At $V_{CC} = \pm 15 \text{VDC}$ and $T_A = T_{MIN}$ to T_{MAX} unless otherwise noted.

		OPA27/37A, OPA27/37E OPA		OPA27	/37B, OPA	27/37F	OPA27/37C, OPA27/37G			1	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
TEMPERATURE RANGE											
Specification Range											
A, B, C E, F, G		-55 -25		+125 +85	-55 -25		+125 +85	-55 -25		+125 +85	°C •°C
INPUT					L			L.,			
OFFSET VOLTAGE(1)											
Input Offset Voltage											
A, B, C			±24	±60		±45	±200		±60	±300	μ∨
E, F, G		e i sever e	±17	±50	140 1	±33	±140		±48	±220	μV
Average Drift ⁽²⁾ Supply Rejection	TA MIN TO TA MAX		±0.2	±0.6		±0.3	±1.3		±0.4	±1.8	μV/°C
A, B, C	±V _{cc} = 4.5 to 18V	96	130		94	127		86	122		dB
E, F, G	±V _{CC} = 4.5 to 18V	97	130	1900 mis	96	127		90	122		dB
BIAS CURRENT							XV.			* * *	
Input Bias Current									1		100
A, B, C			±16	±60		±22	±95		±29	±150	nΑ
E, F, G			±13	±60	10.00	±16	±95		±21	±150	nA
OFFSET CURRENT											
Input Offset Current A, B, C			23	50		25	85		35	135	nA
E, F, G			12	50		14	85		20	135	nA
VOLTAGE RANGE									19.00	J. 10	
Common-Mode Input Range											
A, B, C		±10.3	±11.5		±10.3	±11.5		±10.3	±11.5		V
E, F, G		±10.5	±11.8		±10.5	±11.8		±10.5	±11.8	\$1.00	V
Common-Mode Rejection	V _{IN} = ±11VDC										
A, B, C E, F, G		108 110	124 126		100 102	122 124		94 96	120 122		dB dB
OPEN-LOOP GAIN, DC		110	120		102	124		1 30	122		I "
					T		r			·	T
Open-Loop Voltage Gain A, B, C	R _L ≥ 2kΩ	116	121		114	120	er de e	110	118	ľ	dB
E, F, G		118	123		117	122	yana.	113	120		dB
RATED OUTPUT		v it a tabo			•	1 1 1 1					
Voltage Output	$R_L = 2k\Omega$					1	I				
A, B, C	The contract of the contract of	±11.5	±13.7	P1. 1 199	±11.0	±13.5	100 46 11 400	±10.5	±13.3	1000	٧
E, F, G		±11.7	±13.8		±11.4	±13.6		±11.0	±13.4		V
Short Circuit Current	V _o = 0VDC		25			25			25		mA

NOTES: (1) Offset voltage specifications on grades A and E are guaranteed with the units fully warmed up. Grades B, C, F, and G are measured with automatic equipment after approximately 0.5 second. (2) Unnulled or nulled with 8kΩ to 20kΩ potentiometer.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage±22V
Internal Power Dissipation(1)500mW
Input Voltage(2)±22V
Output Short Circuit Duration (3) Indefinite
Differential Input Voltage ±0.7V
Differential Input Current±25mA
Storage Temperature Range65°C to +150°C
Operating Temperature Range
A, B, C55°C to +125°C
E, F, G55°C to +125°C
Lead Temperature Range
Soldering, 60sec+300°C

NOTES:

1. Maximum package power dissipation vs ambient temperature.

Package Type	Maximum Ambient Temperature for Rating	Maximum Ambient Temperature	
TO-99 J	80°C	7.1mW/°C	
8-Pin Hermetic DIP (Z)	75°C	6.7mW/°C	


- 2 For supply voltages less than *22V, the absolute maximum input voltage is equal to the supply voltage.
- 3. To common with $\pm V_{CC} = 15V$.
- 4. The inputs are protected by back-to-back diodes. Current limiting resistors are not used in order to achieve low noise. If differential input voltage exceeds ±0.7V, the input current should be limited to 25mA.


ORDERING INFORMATION

	OPAXX	Y	<u>Z</u>
Basic Model Number		T	T
Performance Grade Code -			
A, B, C: -55°C to +125°C			
E, F, G: -25°C to +85°C			
Package Code ———			
J = TO-99			
Z = 8-Pin Hermetic DIP			- 13 - 1


то-	99	8-PIN HER	METIC DIP
OPA27AJ	OPA27EJ	OPA27AZ	OPA27EZ
OPA27BJ	OPA27FJ	OPA27BZ	OPA27FZ
OPA27CJ	OPA27GJ	OPA27CZ	OPA27GZ
OPA37AJ	OPA37EJ	OPA37AZ	OPA37EZ
OPA37BJ	OPA37FJ	OPA37BZ	OPA37FZ
OPA37CJ	OPA37GJ	OPA37CZ	OPA37GZ


MECHANICAL







CONNECTION DIAGRAMS












Ambient Temperature (°C)

FIGURE 2. Low Frequency Noise.

TYPICAL PERFORMANCE CURVES


Supply Voltage (Vcc)

 $T_A = +25$ °C, $\pm V_{CC} = \pm 15$ VDC unless otherwise noted.




TYPICAL PERFORMANCE CURVES (CONT)


 $T_A = +25$ °C, $\pm V_{CC} = \pm 15$ VDC unless otherwise noted.





TYPICAL PERFORMANCE CURVES (CONT)


 $T_A = +25^{\circ}C$, $\pm V_{CC} = \pm 15 \text{VDC}$ unless otherwise noted.




















APPLICATIONS INFORMATION

OFFSET VOLTAGE ADJUSTMENT

summing.

The OPA27/37 offset voltage is laser-trimmed and will require no further trim for most applications. Offset voltage drift will not be degraded when the input offset is nulled with a $10k\Omega$ trim potentiometer. Other potentiometer values from $1k\Omega$ to $1M\Omega$ can be used but $V_{\rm OS}$ drift will be degraded by an additional 0.1 to $0.2\mu V/^{\circ}C$. Nulling large system offsets by use of the offset trim adjust will degrade drift performance by approximately $0.3\mu V/^{\circ}C$ per millivolt of offset. Large system offsets can be nulled without drift degradation by input

The conventional offset voltage trim circuit is shown in Figure 3. For trimming very-small offsets, the higher resolution circuit shown in Figure 4 is recommended.

The OPA27/37 can replace 741-type operational amplifiers by removing or modifying the trim circuit.




FIGURE 3. Offset Voltage Trim.




FIGURE 4. High Resolution Offset Voltage Trim.

THERMOELECTRIC POTENTIALS

their temperature difference. See Figure 7.

The OPA27/37 is laser-trimmed to microvolt-level input offset voltage and for very-low input offset voltage drift. Careful layout and circuit design techniques are necessary to prevent offset and drift errors from external thermoelectric potentials. Dissimilar metal junctions can generate small EMF's if care is not taken to eliminate either their sources (lead-to-PC, wiring, etc.) or

Short, direct mounting of the OPA27/37 with close spacing of the input pins is highly recommended. Poor layout can result in circuit drifts and offsets which are an order of magnitude greater than the operational amplifier alone.

NOISE: BIPOLAR VERSUS FET

Low-noise circuit design requires careful analysis of all noise sources. External noise sources can dominate in many cases, so consider the effect of source resistance on overall operational amplifier noise performance. At low source impedances, the lower voltage noise of a bipolar operational amplifier is superior, but at higher impedances the high current noise of a bipolar amplifier becomes a serious liability. Above about $15k\Omega$ the Burr-Brown OPAIII low-noise FET operational amplifier is recommended for lower total noise than the OPA27 (see Figure 5).




FIGURE 5. Voltage Noise Spectral Density Versus Source Resistance.

COMPENSATION

Although internally compensated for unity-gain stability, the OPA27 may require a small capacitor in parallel with a feedback resistor (R_f) which is greater than $2k\Omega$. This capacitor will compensate the pole generated by R_f and C_{IN} and eliminate peaking or oscillation.

INPUT PROTECTION

Back-to-back diodes are used for input protection on the OPA27/37. Exceeding a few hundred millivolts differential input signal will cause current to flow and without external current limiting resistors the input will be destroyed.

Accidental static discharge as well as high current can damage the amplifier's input circuit. Although the unit may still be functional, important parameters such as input offset voltage, drift, and noise may be permanently damaged if any precision operational amplifier is subjected to abuse.

Transient conditions can cause feedthrough due to the amplifier's finite slew-rate. When using the OP-27 as a unity-gain buffer (follower) a feedback resistor of $lk\Omega$ is recommended (see Figure 6).




FIGURE 6. Pulsed Operation.




FIGURE 8. Low-Noise RIAA Preamplifier.

APPLICATIONS CIRCUITS





FIGURE 7. Low Frequency Noise Comparison.






FIGURE 11. Unity-Gain Inverting Amplifier.




FIGURE 12. High Slew Rate Unity-Gain Inverting Amplifier.




FIGURE 10. High Slew Rate Unity-Gain Buffer.




FIGURE 13. NAB Tape Head Preamplifier.




FIGURE 14. Low Noise Instrumentation Amplifier.





OPA121

Low Cost Precision *Difet*™ OPERATIONAL AMPLIFIER

FEATURES

• LOW NOISE: 6nV/√Hz typ at 10kHz

• LOW BIAS CURRENT: 5pA max

• LOW OFFSET: 2mV max

• LOW DRIFT: 3µV/°C typ

• HIGH OPEN-LOOP GAIN: 110dB min

• HIGH COMMON-MODE REJECTION: 86dB min

APPLICATIONS

- OPTOELECTRONICS
- DATA ACQUISITION
- TEST EQUIPMENT

CASE (TO-99) AND SUBSTRATE

- PROFESSIONAL AUDIO EQUIPMENT
- . MEDICAL EQUIPMENT
- RADIATION HARD EQUIPMENT

DESCRIPTION

The OPA121 is a precision monolithic dielectrically-isolated FET (*Difer**) operational amplifier. Outstanding performance characteristics are now available for low-cost applications.

Noise, bias current, voltage offset, drift, open-loop gain, common-mode rejection, and power supply rejection are superior to BIFET® amplifiers.

Very-low bias current is obtained by dielectric isolation with on-chip guarding.

Laser trimming of thin-film resistors gives very-low offset and drift. Extremely-low noise is achieved with new circuit design techniques (patent pending). A new cascode design allows high precision input specifications and reduced susceptibility to flicker noise.

Standard 741 pin configuration allows upgrading of existing designs to higher performance levels.

BIFET® National Semiconductor Corp., Difer Burr-Brown Corp.

TRIM 10kΩ 2kΩ 2kΩ 2kΩ 2kΩ ...

OPA121 SIMPLIFIED CIRCUIT

International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

ELECTRICAL

At $V_{CC} = \pm 15 \text{VDC}$ and $T_A = +25 ^{\circ}\text{C}$ unless otherwise noted. Pin 8 connected to ground.

			OPA121KM			OPA121KP		4
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN "	TYP	MAX	UNITS
INPUT								
NOISE Voltage, $f_o = 10$ Hz $f_o = 100$ Hz $f_o = 18$ Hz $f_o = 18$ Hz $f_o = 10$ kHz $f_a = 10$ Hz to 10 kHz $f_a = 0.1$ Hz to 10 Hz Current, $f_a = 0.1$ Hz to 10 Hz $f_o = 0.1$ Hz thru 20 kHz	(1) (1) (1) (1) (1) (1) (1)		40 15 8 6 0.7 1.6 15 0.8			50 18 10 7 0.8 2 21 1.1	(1) · · · · · · · · · · · · · · · · · · ·	nV/√H nV/√H nV/√H nV/√H μV, rms μV, p-p fA, p-p
OFFSET VOLTAGE ⁽²⁾ Input Offset Voltage Average Drift Supply Rejection	V _{cm} = 0VDC T _A = T _{MIN} to T _{MAX}	86	±0.5 ±3 104 ±6	±2 ±10 ±50	86	±0.5 ±3 104 ±6	±3 ±10 ±50	mV μV/°C dB μV/V
BIAS CURRENT ⁽²⁾ Input Bias Current	V _{cm} = 0VDC Device operating		±1	±5		±1	±10	pA
OFFSET CURRENT ⁽²⁾ Input Offset Current	V _{cm} = 0VDC Device operating		±0.7	±4		±0.7	±8	pA
IMPEDANCE Differential Common-Mode			10 ¹³ 1 10 ¹⁴ 3			10 ¹³ 1 10 ¹⁴ 3		Ω pF Ω pF
VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection	V _{IN} = ±10VDC	±10 86	±11 104		±10 82	±11		V dB
OPEN-LOOP GAIN, DC					AGE THE			15 PM 15 1
Open-Loop Voltage Gain	$R_L \ge 2k\Omega$	110	120		106	114		dB
FREQUENCY RESPONSE								
Unity Gain, Small Signal Full Power Response Slew Rate Settling Time, 0.1% 0.01% Overload Recovery, 50% Overdrive ⁽³⁾	$20V p-p, R_L = 2k\Omega$ $V_o = \pm 10V, R_L = 2k\Omega$ $Gain = -1, R_L = 2k\Omega$ $10V step$ $Gain = -1$		2 32 2 6 10			2 32 2 6 10		MHz kHz V/µsec µsec µsec
RATED OUTPUT						لنتب		
Voltage Output Current Output Output Resistance Load Capacitance Stability Short Circuit Current	$\begin{aligned} R_L &= 2k\Omega \\ V_o &= \pm 10 VDC \\ DC, open loop \\ Gain &= +1 \end{aligned}$	±10 ±5	±11 ±10 100 1000 40		±10 ±5	±11 ±10 100 1000 40		V mA Ω pF mA
POWER SUPPLY								
Rated Voltage Voltage Range, Derated Performance Current, Quiescent	i _o = 0mADC	±5	±15	±18 4.0	±5	±15	±18 4.5	VDC VDC mA
TEMPERATURE RANGE	de la proposación de la composição de la c La composição de la composiçã			1 - 1 - 1 24 - 1			Talkaliya	
Specification Operating Storage ∂ Junction-Ambient	Ambient temp. Ambient temp. Ambient temp.	0 -40 -65	200	+70 +85 +150	0 25 55	150	+70 +85 +125	*C/W

NOTES: (1) Sample tested. (2) Offset voltage, offset current, and bias current are specified with the units fully warmed up. (3) Overload recovery is defined as the time required for the output to return from saturation to linear operation following the removal of a 50% input overdrive.


ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)

At $V_{CC} = \pm 15$ VDC and $T_A = T_{MIN}$ to T_{MAX} unless otherwise noted.

가 있는 것이 그는 보통이 걸 경투적 전략 되고 있다. 2017년 - 1일 개조를 보고 있는			OPA121KM			1		
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
TEMPERATURE RANGE								
Specification Range	Ambient temp.	0		+70	0		+70	°C
INPUT								
OFFSET VOLTAGE ⁽¹⁾ Input Offset Voltage Average Drift Supply Rejection	V _{cm} = 0VDC	82	±1 ±3 94 ±20	±3 ±10 ±80	82	±1 ±3 94 ±20	±5 ±10 ±80	mV μV/°C dB μV/V
BIAS CURRENT ⁽¹⁾ Input Bias Current	V _{om} = 0VDC Device operating		±23	±225		±23	±450	pA
OFFSET CURRENT ⁽¹⁾ Input Offset Current	V _{cm} = 0VDC Device operating		±16	±180		±16	±360	pA
VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection	V _{IN} = ±10VDC	±10 82	±11		±10 80	±11 96		V dB
OPEN-LOOP GAIN, DC					40.00			TURK TER
Open-Loop Voltage Gain	$R_L \ge 2k\Omega$	106	116	(A)	100	110		dB
RATED OUTPUT							23-12-189	
Voltage Output Current Output Short Circuit Current	$R_L = 2k\Omega$ $V_o = \pm 10VDC$ $V_o = 0VDC$	±10 ±5 10	±11 ±10 40		±10 ±5 10	±11 ±10 40		V mA mA
POWER SUPPLY	tian sa talah ing kacamatan ing t	artika edeks						
Current, Quiescent	I _o = 0mADC	a same and	2.5	4.5		2.5	5.0	mA

NOTES: (1) Offset voltage, offset current, and bias current are measured with the units fully warmed up.


MECHANICAL



Pin numbers shown for reference only. Numbers may not be marked on package.

Pin material and plating composition conform to Method 2003 (solderability) of MIL-STD-883 (except paragraph 3.2).


	INC	HES	MILLIN	METERS
DIM	MIN	MAX	MIN	MAX
Α	335	370	8.51	9.40
В	.305	.335	7.75	8.51
С	.165	185	4.19	4.70
D	.016	.021	0.41	0.53
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	.200 BA	SIC	5.08 B	ASIC
н	028	.034	0.71	0.86
J	.029	.045	0.74	1.14
к	.500		12.7	
L	.110	.160	2.79	4.06
М	45° BA	SIC	45° BA	SIC
N	.095	.105	2.41	2.67




NOTE: Leads in true position within 0.10" (0.25mm) R at MMC at seating plane.

				115
	INC	CHES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	.370	.400	9.40	10.16
В	.230	.290	5.84	7.37
С	.120	.200	3.05	5.08
D	.015	.023	0.38	0.58
F	.030	.070	0.76	1.78
G	.100 BA	SIC	2.54 BA	SIC
H	.030	.050	0.76	1.27
J	.008	.015	0.20	0.38
K	.070	.135	1.78	3.43
L	.300 BA	SIC	7.62 BA	SIC
М		10°		10°
N.	.010	.030	0.25	0.76

CONNECTION DIAGRAMS






ABSOLUTE MAXIMUM RATINGS

Supply	±18VDC
Internal Power Dissipation(1)	500mW
Differential Input Voltage	
Input Voltage Range	±18VDC
Storage Temperature Range	
	-55°C to +125°C (KP)
Operating Temperature Range	40°C to +85°C (KM)
	-25°C to +85°C (KP)
Lead Temperature (soldering, 10 seconds) .	+300°C
Output Short Circuit Duration (2)	Continuous
Junction Temperature	

NOTES:


- 1. Packages must be derated based on $\theta_{JA} = 150^{\circ}$ C/W (KP) or $\theta_{JA} = 200^{\circ}$ C/W (KM).
- 2. Short circuit may be to power supply common only. Rating applies to +25°C ambient. Observe dissipation limit and T_J.


ORDERING INFORMATION




TYPICAL PERFORMANCE CURVES

 $T_A = +25^{\circ}$ C, $V_{CC} = \pm 15$ VDC unless otherwise noted.





TYPICAL PERFORMANCE CURVES [CONT] $T_A = +25^{\circ}\text{C}$, $V_{\infty} = \pm 15\text{VDC}$ unless otherwise noted.



Time (µsec)

25

Time (µsec)

50

APPLICATIONS INFORMATION

OFFSET VOLTAGE ADJUSTMENT

The OPA121 offset voltage is laser-trimmed and will require no further trim for most applications. As with most amplifiers, externally trimming the remaining offset can change drift performance by about $0.3\mu\text{V}/^{\circ}\text{C}$ for each $100\mu\text{V}$ of adjusted offset. Note that the trim (Figure 1) is similar to operational amplifiers such as 741 and AD547. The OPA121 can replace most BIFET amplifiers by leaving the external null circuit unconnected.




FIGURE 1. Offset Voltage Trim.

INPUT PROTECTION

Conventional monolithic FET operational amplifiers require external current-limiting resistors to protect their inputs against destructive currents that can flow when input FET gate-to-substrate isolation diodes are forward-biased. Most BIFET amplifiers can be destroyed by the loss of $-V_{\rm CC}$.

Because of its dielectric isolation, no special protection is needed on the OPA121. Of course, the differential and common-mode voltage limits should be observed.

Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types), this may cause a noticeable degradation of offset voltage and drift.

Static protection is recommended when handling any precision IC operational amplifier.

GUARDING AND SHIELDING

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.

Leakage currents across printed circuit boards can easily exceed the bias curent of the OPA121. To avoid leakage problems, it is recommended that the signal input lead of the OPA121 be wired to a Teflon standoff. If the OPA121 is to be soldered directly into a printed circuit board, utmost care must be used in planning the board layout.

A "guard" pattern should completely surround the high impedance input leads and should be connected to a low impedance point which is at the signal input potential.

The amplifier case should be connected to any input shield or guard via pin 8. This insures that the amplifier itself is fully surrounded by guard potential, minimizing both leakage and noise pickup (see Figure 2).




FIGURE 2. Connection of Input Guard.

BIAS CURRENT CHANGE VERSUS COMMON-MODE VOLTAGE

The input bias currents of most popular BIFET operational amplifiers are affected by common-mode voltage (Figure 3). Higher input FET gate-to-drain voltage causes leakage and ionization (bias) currents to increase. Due to its cascode input stage, the extremely-low bias current of the OPA121 is not compromised by common-mode voltage.





FIGURE 3. Input Bias Current Versus Common-Mode Voltage.





OPA156A OPA356A

Wide-Bandwidth *Difet*™ OPERATIONAL AMPLIFIER

FEATURES

- WIDE BANDWIDTH, 4MHz min
- HIGH SLEW RATE, 10V/µsec min
- LOW BIAS CURRENT, 50pA max at T_A = +25°C
- LOW OFFSET VOLTAGE, 2mV max
- LOW DRIFT, 5µV/°C max

APPLICATIONS

- OPTOELECTRONICS
- DATA ACQUISITION
- IMPROVED REPLACEMENT FOR INDUSTRY-STANDARD LF156A BIFET® OPERATIONAL AMPLIFIER

DESCRIPTION

The OPA156A/356A is a wide-bandwidth monolithic dielectrically-isolated FET (Differ) operational amplifier. Improved circuit design and dielectric isolation allow lower bias current than BIFET® LF156A amplfiiers. Bias current is specified under warmed-up and operating conditions, not


at a JUNCTION temperature of +25°C.

Laser-trimmed thin-film resistors offer improved offset voltage and noise performance.

The OPA156A is internally compensated for unity-gain stability.

Difer™ Burr-Brown Corp.

BIFET® National Semiconductor Corp.,



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

ELECTRICAL

At $\pm V_{CC} = 15$ VDC and $T_A = +25$ °C unless otherwise specified.

			OPA156A			OPA356A	a rights of	2
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
FREQUENCY RESPONSE Slew Rate Settling Time, 0.01%"' Gain Bandwidth	$V_o = \pm 10V, R_L = 2k\Omega$ $G = +1$ $10V Step, R_L = 2k\Omega$	10 4	14 4 6		10 4	14 4 6		V/μsec μsec MHz
INPUT					*		l'estate	
$\label{eq:NOISE} \begin{split} \text{Voltage: } f_o &= 100\text{Hz} \\ f_o &= 1k\text{Hz} \\ \text{Current: } f_o &= 100\text{Hz} \\ f_o &= 1k\text{Hz} \\ \end{split}$	$R_a = 100\Omega$ $R_a = 100\Omega$		25 15 0.005 0.005			25 15 0.005 0.005	6.90 (2.10), 8	nV/√Hz nV/√Hz pA/√Hz pA/√Hz
OFFSET VOLTAGE ⁽²⁾ Input Offset Voltage Average Drift Supply Rejection	$R_{s} = 50\Omega$ $T_{A} = T_{MIN} \text{ to } T_{MAX}$ $\Delta + V_{CC} = \Delta - V_{CC}$	85	±1 ±3 100 ±10	±2 ±5	85	±1 ±3 100 ±10	±2 ±5 ±57	mV μV/°C √dΒ μV/V
BIAS CURRENT ⁽²⁾ Input Bias Current	V _{cm} = 0VDC	AFRI	30	50		30	50	pA
OFFSET CURRENT ⁽²⁾ Input Offset Current	V _{cm} = 0VDC		3	10	AM.	3	10	pĀ
INPUT IMPEDANCE Resistance Capacitance			10 ¹² 3			1012 3		Ω∥pF
VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection	V _{IN} = ±10VDC	±11 85	±12 100		±11 85	±12 100	7.5.7.5 3.7.5.4	V dB
OPEN-LOOP GAIN, DC				3	•	ئىدى ئىدىنىلىك	t constant	
Open-Loop Voltage Gain	R _L ≥ 2kΩ	94 50	106 200		94 50	106 200		dB V/mV
RATED OUTPUT								
Voltage Output	$R_L = 10k\Omega$ $R_L = 2k\Omega$	±12 ±10	±13 ±12		±12 ±10	±13 ±12		. V
POWER SUPPLY					1964/71			Bally 1
Rated Voltage Voltage Range, Derated Performance Current, Quiescent	I _o = 0mADC	±5	±15	±20 7	±5	±15.	±18 10	VDC VDC mA
TEMPERATURE RANGE								
Specification Storage θ Junction-Ambient	Ambient temp. Ambient temp.	-55 -65	150	+125 +150	0 -65	150	+70 +150	°C/W

NOTES: (1) Sample tested—this parameter is not guaranteed. See settling time test circuit (Figure 2). (2) Offset voltage, offset current, and bias current are measured with the units fully warmed up.


ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)

At $\pm V_{CC} = 15$ VDC and $T_A = T_{MIN}$ to T_{MAX} unless otherwise noted.


			OPA156A					
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
TEMPERATURE RANGE								
Specification Range	Ambient temp.	-55		+125	0		+70	_ °c
INPUT				d Harris				Na Paris
OFFSET VOLTAGE ⁽¹⁾ Input Offset Voltage Average Drift Supply Rejection	$R_{\bullet} = 50\Omega$ $R_{\bullet} = 50\Omega$ $\Delta + V_{CC} = \Delta - V_{CC}$	85	±1 ±3 100 ±10	±2.5 ±5 ±57	85	±1 ±3 100 ±10	±2.3 ±5 ±57	mV μV/°C dB μV/∨
BIAS CURRENT(1) Input Bias Current	V _{cm} = 0VDC		15	25		3	5	nA
OFFSET CURRENT(1) Input Offset Current	V _{cm} = 0VDC		6	10		0.6	1	nA
VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection	V _{IN} = ±10VDC	±11 85	±12 100		±11 85	±12 100		V dB
OPEN-LOOP GAIN, DC								
Open-Loop Voltage Gain	$R_L \ge 2k\Omega$	88 25	92 40		88 25	92 40		dB V/mV
RATED OUTPUT		American estat anno inter-		8				
Voltage Output	$R_L = 10k\Omega$ $R_L = 2k\Omega$	±12 ±10	±13 ±12		±12 ±10	±13 ±12		V V

NOTE: (1) Offset voltage, offset current, and bias current are measured with the units fully warmed up.

ORDERING INFORMATION



CONNECTION DIAGRAMS




ABSOLUTE MAXIMUM RATINGS

÷		_
	Supply: OPA156A	
	OPA356A+18VDC	
	Internal Power Dissipation ⁽¹⁾	
	Differential Input Voltage ⁽²⁾ ±40VDC	
	Input Voltage Range ⁽²⁾ ±20VDC	
	Storage Temperature Range65°C to +150°C	
	Operating Temperature Range55°C to +125°C	
	Lead Temperature (soldering, 10 seconds) +300°C	
	Output Short Circuit Duration (3) Continuous	
	Junction Temperature +150°C	
L	그는 용사는 그리고 하는 것이 없는 사람이 하고 있는 사용하다 하는데 모든 사람이 없다.	


NOTES: (1) Packages must be derated based on $\theta_{JC} = 45^{\circ}\text{C/W}$ or $\theta_{JA} = 150^{\circ}\text{C/W}$. (2) For supply voltages less than $\pm 18\text{VDC}$ the absolute maximum input voltage is equal to the supply voltage. (3) Short circuit may be to power supply common only. Rating applies to $+25^{\circ}\text{C}$ ambient. Observe dissipation limit and T_{JC} .

MECHANICAL




TYPICAL PERFORMANCE CURVES


 $T_A = +25$ °C, $V_{CC} = \pm 15$ VDC unless otherwise noted.



TYPICAL PERFORMANCE CURVES (CONT)

TA = +25°C, Vcc = ±15VDC unless otherwise noted.





APPLICATIONS INFORMATION

OFFSET VOLTAGE ADJUSTMENT

The OPA156A offset voltage is laser-trimmed and will require no further trim for most applications. As with most amplifiers, externally trimming the remaining offset can change drift performance by about $0.5\mu V/^{\circ}C$ for each millivolt of adjusted offset. Note that the trim (Figure 1) is similar to operational amplifiers such as LF156 and OP-16. The OPA156A can replace most other amplifiers by leaving the external null circuit unconnected.




FIGURE 1. Offset Voltage Trim.

INPUT PROTECTION

Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types), this may cause a noticeable degradation of offset voltage and drift.

Static protection is recommended when handling any precision IC operational amplifier.

If the input voltage exceeds the amplifier's negative supply voltage, input current limiting must be used to prevent damage.

CIRCUIT LAYOUT

Wideband amplifiers require good circuit layout techniques and adequate power supply bypassing. Short, direct connections and good high frequency bypass capacitors (ceramic or tantalum) will help avoid noise pickup or oscillation.




FIGURE 2. Settling Time Test Circuit.

APPLICATIONS CIRCUITS




FIGURE 3. Inverting Amplifier.




FIGURE 4. Noninverting Buffer.




FIGURE 5. Wideband FET Input Instrumentation Amplifier.




FIGURE 6. Absolute Value Current-to-Voltage Converter.





OPA511

High Current—High Power OPERATIONAL AMPLIFIER

FEATURES

- WIDE SUPPLY RANGE: ±10V to ±30V
- HIGH OUTPUT CURRENT: 5A peak
- CLASS A/B OUTPUT STAGE: Low distortion
- SMALL TO-3 PACKAGE

APPLICATIONS


- SERVO AMPLIFIER
- MOTOR DRIVER
- SYNCRO EXCITATION
- AUDIO AMPLIFIER
- TEST PIN DRIVER

DESCRIPTION

The OPA511 is a high voltage, high current operational amplifier designed to drive a wide variety of resistive and reactive loads. Its complementary class A/B output stage provides superior performance in applications requiring freedom from cross-over distortion. User-set current limit circuitry provides protection to the amplifier and load in fault conditions.

The OPA511 employs a laser-trimmed monolithic integrated circuit to bias the output transistors, providing excellent low-level signal fidelity and high output voltage swing. The reduced internal parts count made possible with this bias IC improves performance and reliability.

This hybrid integrated circuit is housed in a hermetically sealed TO-3 package and all circuitry is electrically isolated from the case. This allows direct mounting to a chassis or heat sink without cumbersome insulating hardware and provides optimum heat transfer.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

ELECTRICAL

At $T_c = \pm 25$ °C and $V_s = \pm 28$ VDC unless otherwise noted.

			OPA511AM	\$1. 1944 - TS-6	
PARAMETER	CONDITIONS	MIN	TYP .	MAX	UNITS
INPUT					
OFFSET VOLTAGE Initial Offset vs Temperature vs Supply Voltage vs Power	Full temperature range		±5 ±10 ±35 ±20	±10 ±65 ±200	mV μV/°C μV/V μV/W
BIAS CURRENT Initial vs Temperature vs Supply Voltage	Full temperature range		±15 ±0.05 ±0.02	±40 ±0.4	nA nA/°C nA/V
OFFSET CURRENT Initial vs Temperature	Full temperature range		±5 ±0.01	±10	nA nA/°C
INPUT IMPEDANCE Common-Mode Differential	artika (telebagai) (t. 12. a. 12. a. 13. a. 13. Baran Baran Ba		200 10		MΩ MΩ
VOLTAGE RANGE ⁽¹⁾ Common-Mode Voltage Common-Mode Rejection	Full temperature range V _{CM} = V _S - 6V	±(∣V _s ∣ − 6) 70	±(V _S - 3)		V dB
GAIN					
Open-Loop Gain at 10Hz Gain-Bandwidth Product at 1MHz Power Bandwidth Phase Margin	Full temperature range, full load $T_c=\pm25^{\circ}C$, full load $T_c=\pm25^{\circ}C$, $I_0=4A$, $V_0=40$ V p-p Full temperature range	91 15	113 1 23 45		dB MHz kHz Degree
OUTPUT					
Voltage Swing Current, Peak Settling Time to 0.1% Slew Rate Capacitive Load: Unity Gain Gain > 4	$I_{O}=5A$ Full temperature range, $I_{O}=2A$ Full temperature range, $I_{O}=56mA$ 2V step $R_{L}=2.5\Omega$ Full temperature range Full temperature range	$\begin{array}{c} \pm (V_{S} - 8) \\ \pm (V_{S} - 6) \\ \pm (V_{S} - 5) \\ \pm 5 \\ \end{array}$	$ \begin{array}{c} \pm(V_{S} -5) \\ \pm(V_{S} -5) \end{array} $ 2 1.8	3.3 SOA ¹²¹	V V V A μs V/μs nF
POWER SUPPLY			<u> </u>		
Voltage Current, Quiescent	Full temperature range	±10	±28 20	±30 30	V mA
THERMAL					
RESISTANCE AC Junction to Case ⁽³⁾ DC Junction to Case Junction to Air	f > 60Hz f > 60Hz		1.9 2.4 30	2.1 2.6	°C/W °C/W °C/W
TEMPERATURE RANGE, case	Programme and the second of th	-25		+85	°C

NOTES: (1) $+V_s$ and $-V_s$ denote the positive and negative supply voltage respectively. Total V_s is measured from $+V_s$ to $-V_s$. (2) SOA = Safe Operating Area. (3) Rating applies if the output current alternates between both output transistors at a rate faster than 60Hz.

ABSOLUTE MAXIMUM RATINGS


Supply Voltage, +Vs to -Vs	68V
Output Current: source	5A
sink	see SOA
Power Dissipation, internal ⁽¹⁾	67W
Input Voltage: differential	±(V _s - 3V)
common-mode	± Vs
Temperature: junction(1)	+200°C
pin solder, 10sec	+300°C
Temperature Range: storage	-65°C to +150°C
operating (case)	25°C to +85°C

NOTE: (1) Long term operation at the maximum junction temperature will result in reduced product life. Derate internal power dissipation to achieve high MTTF.


ORDERING INFORMATION

	OPA5II A M
Basic Model Number	
Grade Code —	
Package Code (TO-3)	

CONNECTION DIAGRAM



MECHANICAL




NOTE: Leads in true position within .010" (.25mm) R at MMC at seating plane.
Pin numbers shown for reference only. Numbers may not be marked on package.

	INC	HES	MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α	1.510	1.550	38.35	39.37
В	.745	.770	18.92	19.56
С	.240	.290	6.10	7.37
D	.038	.042	0.97	1.07
E	.080	.105	2.03	2.67
F	40° I	BASIC	40°	BASIC
G	.500	BASIC	12.7	BASIC
Н	1.186	BASIC	30.12	BASIC
J	.583	BASIC	15.06	BASIC
K	.400	.500	10.16	12.70
Q	.151	.161	3.84	4.09
R	.980	1.020	24.89	25.91

TYPICAL PERFORMANCE CURVES

 $T_A = 25$ °C. $V_S = \pm 28$ VDC unless otherwise noted



APPLICATIONS INFORMATION

POWER SUPPLIES

Specifications for the OPA511 are based on a nominal operating voltage of ± 28 V. A single power supply or unbalanced supplies may be used so long as the maximum total operating voltage (total of +V_S and -V_S) is not greater than 68V.

CURRENT LIMITS

Current limit resistors must be provided for proper operation. Independent positive and negative current limit values may be selected by choice of R_{CL+} and R_{CL-} respectively. Resistor values are calculated by:

$$R_{CL} = 0.65/I_{LIM} (amps) - 0.01$$

This is the nominal current limit value at room temperature. The maximum output current decreases at high temperature as shown in the typical performance curve. Most wire-wound resistors are satisfactory, but some highly inductive types may cause loop stability problems. Be sure to evaluate performance with the actual resistors to be used in production.

HEAT SINKING

Power amplifiers are rated by case temperature (not ambient temperature). The maximum allowable power dissipation is a function of the case temperature as shown in the power derating curve. Load characteristics, signal conditions, and power supply voltage determine the power dissipated by the amplifier. The case temperature will be determined by the heat sinking conditions. Sufficient heat sinking must be provided to keep the case temperature within safe bounds given the power dissipated and ambient temperature. See Applications Note AN-83 for further details.

SAFE OPERATING AREA (SOA)

The safe area plot provides a comprehensive summary of the power handling limitations of a power amplifier, including maximum current, voltage and power as well as the secondary breakdown region (see Figure 1). It shows the allowable output current as a function of the power supply to output voltage differential (voltage across the conducting power device). See Applications Note AN-123 for details on SOA.




FIGURE 1. Safe Operating Area.



OPA512



Very-High Current—High Power OPERATIONAL AMPLIFIER

FEATURES

- WIDE SUPPLY RANGE: ±10V to ±50V
- HIGH OUTPUT CURRENT: 15A peak
- CLASS A/B OUTPUT STAGE: Low distortion
- VOLTAGE-CURRENT LIMIT PROTECTION CIRCUIT
- SMALL TO-3 PACKAGE

DESCRIPTION


The OPA512 is a high voltage, very-high current operational amplifier designed to drive a wide variety of resistive and reactive loads. Its complementary class A/B output stage provides superior performance in applications requiring freedom from cross-over distortion. User-set current limit circuitry provides protection to the amplifier and load in fault conditions. A resistor-programmable voltage-current limiter circuit may be used to further protect the amplifier from damaging conditions.

APPLICATIONS

- SERVO AMPLIFIER
- MOTOR DRIVER
- SYNCRO EXCITATION
- AUDIO AMPLIFIER
- TEST PIN DRIVER

The OPA512 employs a laser-trimmed monolithic integrated circuit to bias the output transistors, providing excellent low-level signal fidelity and high output voltage swing. The reduced internal parts count made possible with this monolithic IC improves performance and reliability.

This hybrid integrated circuit is housed in a hermetically-sealed TO-3 package and all circuitry is electrically-isolated from the case. This allows direct mounting to a chassis or heat sink without cumbersome insulating hardware and provides optimum heat transfer.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

ELECTRICAL

At $T_c = \pm 25^{\circ}\text{C}$ and $V_s = \pm 40\text{VDC}$ unless otherwise noted.

			OPA512BM	1.00		OPA512SM		
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT								
OFFSET VOLTAGE					r series sur e	100		
Initial Offset			±2	±6		±1	±3	m۷
vs Temperature	Specified temp. range		±10	±65			±40	μV/°C
vs Supply Voltage			±30	±200				μV/V
vs Power			±20					μV/W
BIAS CURRENT			garage di la di					
Initial		37	12	30	. Isaabe a saaaaa	10	20	nA
vs Temperature	Specified temp. range		±50	400				pA/°C
vs Supply Voltage			±10		1	· · · · · · · · · · · · · · · · · · ·		pA/V
OFFSET CURRENT								
Initial			±12	±30		±5	±10	nA
vs Temperature	Specified temp. range		±50					pA/°C
INPUT IMPEDANCE,								l
DC			200		-			MΩ
INPUT CAPACITANCE			3			*		pF
VOLTAGE RANGE								
Common-Mode Voltage	Specified temp. range	±(V _S - 5)	±(V _s - 3)					V
Common-Mode Rejection	Specified temp. range	74	100		4 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	•		dB
GAIN	L						<u> </u>	1
	**************************************	I	1		T		1	T
Open-Loop Gain at 10Hz	1kΩ load		110					dB
at ionz	Specified temp. range,				l			"
	8Ω load	96	108		•	•		dB
Gain-Bandwidth			leading and					
Product, 1MHz"	8Ω load		4		- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1		the first of the	MHz
Power Bandwidth	8Ω load	13	20		1	*	1	kHz
Phase Margin	Specified temp. range,							
	8Ω load	<u> </u>	20				L	Degree
OUTPUT			<u> </u>					
Voltage Swing(1)	BM at 10A, SM at 15A	±(V _s - 6)	,		±(V _s - 7)			V
	Specified temp. range,						a see a fill	
	$I_0 = 80 \text{mA}$	$\pm(V_S -5)$						V
	$I_0 = 5A$	±(V _s - 5)						V
Current, Peak		10			15			A
Settling Time to 0.1%	2V step	2.5	2			And the second		μs
Slew Rate Capacitive Load	Specified temp. range,	2.5	•					V/μs
Oapacitive Loud	G = 1			1.5			•	nF
	Specified temp. range,							
	G > 10	Deski Dereki		SOA ⁽²⁾			·	
POWER SUPPLY			11.					
Voltage	Specified temp. range	±10	±40	±45	a service again	in a second	±50	V
Current, Quiescent			25	50		•	35	mA
THERMAL								
RESISTANCE							-	1
AC Junction to Case ⁽³⁾	$T_{C} = -55^{\circ}C \text{ to } +125^{\circ}C,$	1						
	f > 60Hz		0.8	0.9		*	*	°C/W
DC Junction to Case	$T_C = -55^{\circ}C$ to $+125^{\circ}C$	1	1.25	1.4		·		°C/W
Junction to Air	T _C = -55°C to +125°C		30			•		°C/W
TEMPERATURE								
RANGE, specified	T _C	-25	1 1	+85	-55		+125	l °c

^{*}Specification same as OPA512BM.


NOTES: (1) $+V_s$ and $-V_s$ denote the positive and negative supply voltage respectively. Total V_s is measured from $+V_s$ to $-V_s$. (2) SOA = Safe Operating Area. (3) Rating applies if the output current alternates between both output transistors at a rate faster than 60Hz.

ABSOLUTE MAXIMUM RATINGS


Supply Voltage, +Vs to -Vs	100V
Output Current: source	15A
sink	see SOA
Power Dissipation, internal ⁽¹⁾	125W
Input Voltage: differential	
common-mode	±Vs
Temperature: pin solder, 10s	
iunction(1)	
Temperature Range: storage(2)	
operating (case)	

NOTE: (1) Long term operation at the maximum junction temperature will result in reduced product life. Derate internal power dissipation to achieve high MTTF. (2) OPA512BM, -55°C to +100°C.


ORDERING INFORMATION



CONNECTION DIAGRAM




MECHANICAL



NOTE: Leads in true position within .010" (.25mm) R at MMC at seating plane.
Pin numbers shown for reference only. Numbers may not be marked on package

	INC	HES	MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α	1.510	1.550	38.35	39.37
В	745	.770	18.92	19.56
С	240	290	6.10	7.37
D	.038	042	0.97	1.07
E	.080	.105	2.03	2.67
F	40° 1	BASIC	40°	BASIC
G	.500	BASIC	12.7	BASIC
Н	1.1861	BASIC	30.12	BASIC
J	.583	BASIC	15.06	BASIC
K	400	.500	10.16	12.70
Q	.151	.161	3.84	4.09
R	980	1.020	24.89	25.91

TYPICAL PERFORMANCE CURVES



APPLICATIONS INFORMATION

POWER SUPPLIES

Specifications for the OPA512 are based on a nominal operating voltage of ± 40 V. A single power supply or unbalanced supplies may be used as long as the maximum total operating voltage (total of $+V_S$ and $-V_S$) is not greater than 90V (100V for "S" grade version).

CURRENT LIMITS

Current limit resistors must be provided for proper operation. Independent positive and negative current limit values may be selected by choice of R_{CL+} and R_{CL-} respectively. Resistor values are calculated by:

$$R_{CL} = 0.65/I_{LIM} \text{ (amps)} - 0.007$$

This is the nominal current limit value at room temperature. The maximum output current decreases at high temperature as shown in the typical performance curve. Most wire-wound resistors are satisfactory, but some highly inductive types may cause loop stability problems. Be sure to evaluate performance with the actual resistors to be used in production.

HEAT SINKING

Power amplifiers are rated by case temperature (not ambient temperature). The maximum allowable power dissipation is a function of the case temperature as shown in the power derating curve. Load characteristics, signal conditions, and power supply voltage determine the power dissipated by the amplifier. The case temperature will be determined by the heat sinking conditions. Sufficient heat sinking must be provided to keep the case temperature within safe bounds given the power dissipated and ambient temperature. See Applications Note AN-83 for further details.

SAFE OPERATING AREA (SOA)

The safe area plot provides a comprehensive summary of the power handling limitations of a power amplifier, including maximum current, voltage and power as well as the secondary breakdown region (see Figure 1). It shows the allowable output current as a function of the power supply to output voltage differential (voltage across the conducting power device). See Applications Note AN-123 for details on SOA.

VOLTAGE-CURRENT LIMITER CIRCUITRY

The voltage-current (V-I) limiter circuit provides a means to protect the amplifier from SOA damage such as a




FIGURE 1. Safe Operating Area.

short circuit to ground, yet allows high output currents to flow under normal load conditions. Sensing both the output current and the output voltage, this limiter circuit increases the current limit value as the output voltage approaches the power supply voltage (where power dissipation is low). This type of limiting is achieved by connecting pin 7 through a programming resistor to ground. The V-I limiter circuit is governed by the equation:

$$I_{LIMIT} = \frac{0.65 + \frac{0.28 \ V_O}{20 + R_{VI}}}{R_{CL} + 0.007}$$

where

 I_{LIMIT} is the maximum current available at a given output voltage.


 R_{VI} is the value (k Ω) of the resistor from pin 7 to ground.

R_{CL} is the current limit resistor in ohms.

Vo is the instantaneous output voltage in volts.

Reactive or EMF generating loads may produce unusual (perhaps undesirable) waveforms with the V-I limit circuit driven into limit. Since current peaks in a reactive load do not align with the output voltage peaks, the output waveform will not appear as a simple voltage-limited waveform. Response of the load to the limiter, in fact, may produce a "backfire" reaction producing unusual output waveforms.





OPA606

Wide-Bandwidth *Difet*™ OPERATIONAL AMPLIFIER

FEATURES

- WIDE BANDWIDTH, 13MHz typ
- HIGH SLEW RATE, 35V/µsec typ
- LOW BIAS CURRENT, 10pA max at $T_A = +25$ °C
- LOW OFFSET VOLTAGE, 500µV max
- LOW DISTORTION, 0.0035% typ at 10kHz

APPLICATIONS

- OPTOELECTRONICS
- DATA ACQUISITION
- TEST EQUIPMENT
- AUDIO AMPLIFIERS


DESCRIPTION

The OPA606 is a wide-bandwidth monolithic dielectrically-isolated FET (*Difee**) operational amplifier featuring a wider bandwidth and lower bias current than BIFET® LF156A amplifiers. Bias current is specified under warmed-up and operating condi-

tions, not at a JUNCTION temperature of +25°C. Laser-trimmed thin-film resistors offer improved offset voltage and noise performance.

The OPA606 is internally compensated for unity-gain stability.

Difet™ Burr-Brown Corp., Bifet® National Semiconductor Corp.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

ELECTRICAL

At $V_{CC} = \pm 15 \text{VDC}$ and $T_A = + 25^{\circ}\text{C}$ unless otherwise specified.

보이지 보이지 말하다. 하나 없다		0	PA606KM/	SM		OPA606LM	4.4	New Control of the Co	OPA606KP		
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
FREQUENCY RESPONSE									**************************************		
Gain Bandwidth	Small signal	10	12.5		11	13		9	12		MHz
Full Power Response	20V p-p, $R_L = 2k\Omega$		515			550			470		kHz
Slew Rate	$V_0 = \pm 10V$,	22	33		25	35		20	30		V/µsec
Settling Time(1): 0.1%	$R_L = 2k\Omega$ Gain = -1		1.0			1.0			1.0		1
Setting rine 0.1%	$R_L = 2k\Omega$		1.0			1.0			1.0		μsec
0.01%	10V step		2.1	A CANADA BARA		2.1		100000000000000000000000000000000000000	2.1	Aller and Comment	μsec
Total Harmonic Distortion	G = +1, 20V p-p		0.0035			0.0035			0.0035		%
	$R_L = 2k\Omega$,					1.0					
	f = 10kHz										<u> </u>
INPUT						was a second	<u> </u>				12 : 11 11
OFFSET VOLTAGE(2)	100				30 m 1 m 1						
Input Offset Voltage	V _{CM} = 0VDC		±180	±1.5mV		±100	±500		±300	±3mV	μV
Average Drift	TA = TMIN to TMAX		±5	44 1 34 73		±3	±5	1	±10	1.00	μV/°C
Supply Rejection	$V_{cc} = \pm 10V \text{ to } \pm 18V$	82	100 ±10	±79	90	104 ±6	±32	80	90 ±32	±100	dΒ μV/V
			1 10			1	102	100	132	1100	μν/ν
BIAS CURRENT ⁽²⁾ Input Bias Current	V _{CM} = 0VDC		±7	±15		±5	±10		±8	±25	pA
OFFSET CURRENT(2)	10M 0100		 		 	1		 	 		+
Input Offset Current	V _{CM} = 0VDC		±0.6	±10		±0.4	±5	garan ya	±1	±15	pA
NOISE						+		 	 		
Voltage, fo = 10Hz	100% tested (L)		37		8 197	30	40		37		nV/√Hz
100Hz	100% tested (L)		21			20	28	100	21	and a fact	nV/√Hz
1kHz	100% tested (L)		14			13	16		14		nV/√Hz
10kHz	(3)		12			11	13		12		nV/√Hz
20kHz	(3)		11			10.5	13		11		nV/√Hz
f _B = 10Hz to 10kHz	(3)		1.3			1.2	1.5	San Ferri	1.3	and the second	μV rms
Current, fo = 0.1Hz thru 20kHz	(3)		1.5			1.3	2		1.7		fA√√Hz
IMPEDANCE			1013 1			1013 1			1013 1		
Differential Common-Mode			1014 3			1014 3			1014 3		Ω pF Ω pF
VOLTAGE RANGE		 				+ " " "		 			p.
Common-Mode Input Range		±10.5	±11.5		±11	±11.6		±10.2	±11		V
Common-Mode Rejection	VIN = ±10VDC	80	95	1	85	96		78	90		dB
OPEN-LOOP GAIN, DC	<u> </u>							'			-
Open-Loop Voltage Gain	$R_L \ge 2k\Omega$	95	115		100	118		90	110		dB
RATED OUTPUT	!									1 1/2	-
Voltage Output	$R_L = 2k\Omega$	±11	±12.2		±12	±12.6		±11	±12		Ιv
Current Output	Vo = ±10VDC	±5	±10		±5	±10		±5	±10	a 1 4- 1 11	mA
Output Resistance	DC, open loop		40		l	40			40		Ω
Load Capacitance Stability	Gain = +1		1000			1000			1000		pF
Short Circuit Current		10	20		10	20		10	20		mA_
POWER SUPPLY	<u> </u>	- :			:	,					
Rated Voltage			±15			±15			±15		VDC
Voltage Range,					1		±18		l wints	440	VDC
Derated Performance Current, Quiescent	Io = 0mADC	±5	6.5	±18	±5	6.2	9	±5	6.5	±18	mA
TEMPERATURE RANGE	1 .0			1	L						
Specification	Ambient temp		T	1	<u> </u>	T		T	Γ		1
Opecification	KM, KP, LM	0	14 2 2	+70	0		+70	0	1	+70	°C
	SM SM	-55		+125				•		''Ŭ	.℃
Operating	Ambient Temp.	-55	1.0	+125	-55		+125	-25	1	+85	°C
θ Junction-Ambient			200	1000		200	100	La Alfrida	155		°C/W

NOTES: (1) See settling time test circuit in Figure 2. (2) Offset voltage, offset current, and bias current are measured with the units fully warmed up. (3) Sample tested—this parameter is guaranteed on L grade only.


ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)

At $V_{CC} = \pm 15 \text{VDC}$ and $T_A = T_{MIN}$ to T_{MAX} unless otherwise noted.

		01	PA606KM/	SM		OPA606LM			OPA606KF	,	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
TEMPERATURE RANGE					a Passia	System (
Specification Range	Ambient temp. KM SM	0 55		+70 +125	0		+70	0		+70	°C
INPUT											
OFFSET VOLTAGE ⁽¹⁾ Input Offset Voltage Average Drift Supply Rejection	$V_{CM} = 0$ VDC KM SM $V_{cc} = \pm 10$ V to ± 18 V	80	±400 ±680 ±5 98 ±13	±2mV ±3mV	85	±335 ±3 100 ±10	±750 ±5 ±56	78	±750 ±10 95 ±18	±3.5mV	μV νν μV/°C dB μV/V
BIAS CURRENT ⁽¹⁾ Input Bias Current	V _{CM} = 0VDC KM SM		±158 ±7.2	±339 ±15.4		±113	±226		±181	±566	pA nA
OFFSET CURRENT ⁽¹⁾ Input Offset Current	V _{CM} = 0VDC KM		±14 ±614	±226 ±10.2nA		±9	±113		±23	±339	pA pA
VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection	V _{IN} = ±10VDC	±10.4 78	±11.4 92		±10.9 82	±11.5 95		±10 75	±10.9 88		V dB
OPEN-LOOP GAIN, DC	Asar Asar San	Supplied to									
Open-Loop Voltage Gain	$R_L \ge 2k\Omega$	90	106		95	112		88	104		dB
RATED OUTPUT							The second of			Assert San	
Voltage Output Current Output	$R_L = 2k\Omega$ $V_0 = \pm 10VDC$	±10.5 ±5	±12 ±10		±11.5 ±5	±12.4 ±10		±10.4 ±5	±11.8 ±10		V mA
POWER SUPPLY							No. 19				
Current, Quiescent	Io = 0mADC		6.6	10		6.4	9.5	446.4	6.6	10.5	mA

NOTES: (1) Offset voltage, offset current, and bias current are measured with the units fully warmed up

ORDERING INFORMATION




ABSOLUTE MAXIMUM RATINGS


Supply ±18VDC
Internal Power Dissipation 500mW
Differential Input Voltage ±36VDC
Input Voltage Range ⁽²⁾ ±18VDC
Storage Temperature Range M = -65°C to +150°C, P = -40°C to +85°C
Operating Temperature Range M = -55°C to +125°C, P = -40°C to +85°C
Lead Temperature (soldering, 10 seconds) +300°C
Output Short Circuit Duration 131
Junction Temperature +175°C

NOTES: (1) Packages must be derated based on $\theta_{\rm JC}=15^{\circ}{\rm C/W}$ or $\theta_{\rm JA}$. (2) For supply voltages less than $\pm 18{\rm VDC}$, the absolute maximum input voltage is equal to the negative supply voltage. (3) Short circuit may be to power supply common only. Rating applies to $+25^{\circ}{\rm C}$ ambient. Observe dissipation limit and $T_{\rm J}$.


CONNECTION DIAGRAMS



MECHANICAL



MECHANICAL





MECHANICAL


PACKAGE				Pla	stic
E: Leads in true position 0.01" (0.25mm) R at at seating plane.	ence	only	ers si / Nur in pac	nbers	may
^^	posi	tion (rial an confo derab	rm to	Meth
	STD		(exce		
		IN	CHES	MILLIN	METERS
•	STD	Min	CHES	MILLIN	METERS
		MIN 370	MAX 400	MILLIN MIN 9.40	METERS MAX 10.16
<u>√√</u>	DIM A B	MIN .370 .230	MAX 400	MILLIN MIN 9.40 5.84	METERS MAX 10.16 7.37
	DIM A B C	MIN .370 .230 .120	MAX 400 .290	MILLIN MIN 9.40 5.84 3.06	METERS MAX 10.16 7.37 5.08
	DIM A B	MIN .370	MAX 400	MILLIN MIN 9.40 5.84	METERS MAX 10.16 7.37
	DIM A B C	MIN .370 .230 .120 .015 .030 .100 B	MAX .400 .290 .200 .023 .070	MILLIN MIN 9.40 5.84 3.05 0.38 0.76 2.54 84	METERS MAX 10.16 7.37 5.09 0.59 1.78
	DIM A B C D F G	INI MIN .370 .230 .120 .015 .030 .100 B/	CHES MAX .400 .290 .200 .023 .070 ASIC .060	MILLIN MIN 9.40 5.84 3.06 0.38 0.76 2.54 84 0.76	METERS MAX 10.16 7.37 5.08 0.58 1.78 ASIC 1.27
	DIM A B C D F G H	1N0 MIN 370 230 120 -015 -030 -100 84 -030 -008	CHES MAX .400 .290 .200 .023 .070 ASIC .050 .015	MILLIN MIN 9.40 5.84 3.06 0.38 0.76 2.54 84 0.76	METERS MAX 10.16 7.37 5.08 0.58 1.78 ASIC 0.38
- C Searing Pilon	DIM A B C D F G	1N0 MIN .370 .230 .120 .015 .030 .100 B/ .030 .008	MAX .400 .290 .200 .023 .070 ASIC .050 .015	MILLIN MIN 9.40 5.84 3.06 0.38 0.76 2.54 9,0 0.76 0.20	METERS MAX 10.16 7.37 5.08 0.58 1.78 ASIC 1.27 0.38 3.43
Saurag Phas	DIM A B C D F G H	1N0 MIN 370 230 120 -015 -030 -100 84 -030 -008	MAX .400 .290 .200 .023 .070 ASIC .050 .015	MILLIN MIN 9.40 5.84 3.06 0.38 0.76 2.54 84 0.76	METERS MAX 10.16 7.37 5.08 0.58 1.78 ASIC 1.27 0.38 3.43


TYPICAL PERFORMANCE CURVES


 $T_A = +25^{\circ}$ C, $V_{CC} = \pm 15$ VDC unless otherwise noted.


















TYPICAL PERFORMANCE CURVES (CONT)


 $T_A = +25^{\circ}$ C, $V_{CC} = \pm 15$ VDC unless otherwise noted.






















TYPICAL PERFORMANCE CURVES (CONT)

 $T_a = +25$ °C, $V_{CC} = \pm 15$ VDC unless otherwise noted.





APPLICATIONS INFORMATION

OFFSET VOLTAGE ADJUSTMENT

The OPA606 offset voltage is laser-trimmed and will require no further trim for most applications. As with most amplifiers, externally trimming the remaining offset can change drift performance by about $0.5\mu V/^{\circ}C$ for each millivolt of adjusted offset. Note that the trim (Figure 1) is similar to operational amplifiers such as LF156 and OP-16. The OPA606 can replace most other amplifiers by leaving the external null circuit unconnected.




FIGURE 1. Offset Voltage Trim.

INPUT PROTECTION

Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types), this may cause a noticeable degradation

of offset voltage and drift. Static protection is recommended when handling any precision IC operational amplifier.

If the input voltage exceeds the amplifier's negative supply voltage, input current limiting must be used to prevent damage.

CIRCUIT LAYOUT

Wideband amplifiers require good circuit layout techniques and adequate power supply bypassing. Short, direct connections and good high frequency bypass capacitors (ceramic or tantalum) will help avoid noise pickup or oscillation.




FIGURE 2. Settling Time Test Circuit.

GUARDING AND SHIELDING

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.

Leakage currents across printed circuit boards can easily exceed the bias current of the OPA606. To avoid leakage problems, it is recommended that the signal input lead of the OPA606 be wired to a Teflon^e standoff. If the OPA606 is to be soldered directly into a printed circuit board, utmost care must be used in planning the board layout.

A "guard" pattern should completely surround the high impedance input leads and should be connected to a low impedance point which is at the signal input potential (see Figure 3).

NON-INVERTING BUFFER OUT INVERTING TO-99 BOTTOM VIEW MINI-DIP BOTTOM VIEW ROARD LAYOUT FOR INPUT GUARDING Guard top and bottom of board. 8 🖂 Alternate: use Tellon® standoff 7 🖂 for sensitive input pins. 6 🖂 Teflon® E. I. Du Pont 5 🖂 **□**4 de Nemours & Co.

FIGURE 3. Connection of Input Guard.

APPLICATIONS CIRCUITS




FIGURE 4. Inverting Amplifier.




FIGURE 5. Noninverting Buffer.




FIGURE 6. Absolute Value Current-to-Voltage Converter.




FIGURE 7. High-Speed Photodetector.




FIGURE 8. Isolating Load Capacitance from Buffer.




FIGURE 9. Differential Input/Differential Output Amplifier.





FIGURE 10. Low Noise/Low Distortion RIAA Preamplifier.





OPA2111

Dual Low Noise Precision Difet™ OPERATIONAL AMPLIFIER

FEATURES

LOW NOISE: 100% tested: 8nV/√Hz max at 10kHz

• LOW BIAS CURRENT: 4pA max

LOW OFFSET: 500µV max

• LOW DRIFT: 2.8µV/°C

HIGH OPEN LOOP GAIN: 114dB min

• HIGH COMMON-MODE REJECTION: 96dB min

DESCRIPTION

The OPA2111 is a high precision monolithic Difef™ (dielectrically-isolated FET) operational amplifier. Outstanding performance characteristics allow its use in the most critical instrumentation applications.

Noise, bias current, voltage offset, drift, open-loop gain, common-mode rejection, and power supply rejection are superior to BIFET® amplifiers.

Very-low bias current is obtained by dielectric isolation with on-chip guarding.


Laser trimming of thin-film resistors gives very-low offset and drift. Extremely-low noise is achieved with new circuit design techniques (patent pending). A new cascode design allows high precision input specifications and reduced susceptibility to flicker noise.

Standard dual op-amp pin configuration allows upgrading of existing designs to higher performance levels.

BIFET® National Semiconductor Corp., Difet "Burr-Brown Corp.

APPLICATIONS

- PRECISION INSTRUMENTATION
- DATA ACQUISITION
- TEST EQUIPMENT
- PROFESSIONAL AUDIO EQUIPMENT
- MEDICAL EQUIPMENT
- DETECTOR ARRAYS



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

ELECTRICAL

At $V_{CC} = \pm 15$ VDC and $T_A = +25$ °C unless otherwise noted.

			OPA2111AR	4		OPA2111BN	100		OPA2111SA	1	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
INPUT							- 1			1000	
NOISE				1 1 5 5							
Voltage, f _o = 10Hz	100% tested		40	80	Section	30	60	1	40	80	nV/√i
f _o = 100Hz	100% tested		15	40		11	30		15	40	nv/√i
f _o = 1kHz	100% tested		8	15	144	7	12	1	8	15	nV/√I
f _o = 10kHz	100% tested	1	6	8		6	8		6	8	nV/√I
f _B = 10Hz to 10kHz	100% tested		0.7	1.2		0.6	1.0		0.7	1.2	μV, rn
$f_B = 0.1Hz$ to $10Hz$	(1)	1. S. S.	1.6	3.3		1.2	2.5		1.6	3.3	μV, p
Current, f _B = 0.1Hz to 10Hz	(1)	E. 324 - 1440	15	24	Market 1999	12	19		15	24	fA, p-
f _o = 0.1Hz thru 20kHz	m		0.8	1.3		0.6	1.0		0.8	1.0	fA/√F
OFFSET VOLTAGE(2)		VATO III									
Input Offset Voltage	V _{CM} = 0VDC		±0.1	±0.75		±0.05	±0.5		±0.1	±0.75	mv.
Average Drift	TA = TMIN to TMAX	146	±2	±6		±0.5	±2.8	100 300	±2	±6	μV/°
Match		Bar e	1		推走 。	0.5		1,000	2		μV/°(
Supply Rejection		90	110		96	110		90	110		dB
аарріу појестан		30	±3	±31	30	±3	±16	"	±3	±31	μV/V
Channel Separation	100Hz, R _L = 2kΩ		136			136			136	10,	dB
BIAS CURRENT(2)					<u> </u>						1
Initial Bias Current	V _{CM} = 0VDC		±2	±8	l	±1.2	±4		±2	±8	PΑ
Match			1		l	0.5			1		pΑ
OFFSET CURRENT(2)	90 To 100							100			
Input Offset Current	V _{CM} = 0VDC	40	±1.2	±6		±0.6	±3		±1.2	±6	pΑ
IMPEDANCE											
Differential	The first section (A		1013 1			1013 1			1013 1		Ω∥ρ
Common-Mode	Markey of the		10 ¹⁴ 3			1014 3			1014 3		Ω∥ρ
VOLTAGE RANGE		Description							Tallyan L		
Common-Mode Input Range		±10	±11		±10	±11		±10	±11		V
Common-Mode Rejection	V _{IN} = ±10VDC	90	110	1	96	110		90	110	A 126 (1)	dB
OPEN-LOOP GAIN, DC	The state of the s	100					3436			1.11	
Open-Loop Voltage Gain	$R_L \ge 2k\Omega$	110	125		114	125		110	125		dB
Match			3			2		<u> </u>	3		dB
FREQUENCY RESPONSE								100			
Unity Gain, Small Signal			2			2			2		MHz
Full Power Response	20V p-p, R _L = 2kΩ	16	32		16	32		16	32		kHz
Slew Rate	$V_0 = \pm 10V$, $R_L = 2k\Omega$	1	2		1	2		. 1	2		V/μse
Settling Time, 0.1%	Gain = −1, R _L = 2kΩ		6			6			6		μsec
0.01%	10V step		10	1.	100	10			10		μsec
Overload Recovery,											
50% Overdrive ⁽³⁾	Gain = −1		5			5			5	<u> </u>	μsec
RATED OUTPUT		1									
Voltage Output	$R_L = 2k\Omega$	±10	±11		±10	±11		±10	±11		V
Current Output	$V_0 = \pm 10 VDC$	±5	±10		±5	±10		±5	±10		mA
Output Resistance	DC, open loop		100			100			100		Ω
Load Capacitance Stability	Gain = +1		1000			1000			1000		pF
Short Circuit Current	Lage Made	10	40		10	40		10	40		mA
POWER SUPPLY						111111					
Rated Voltage			±15	4.		±15			±15		VDC
Voltage Range,						1			Service Service		
Derated Performance		±5		±18	±5		±18	±5	Let a Basi	±18	VDC
Current, Quiescent	Io = 0mADC		5	7		5	7		5	7	mA
TEMPERATURE RANGE					<u> Paras</u>						
Specification	Ambient temp.	-25		+85	-25		+85	-55		+125	°c
Operating	Ambient temp.	-55		+125	-55		+125	-55	1 4 4 4 4 4	+125	°C
Storage	Ambient temp.	-65		+150	-65		+150	-65	Lary Till	+150	°C

NOTES: (1) Sample tested—parameter is guaranteed. (2) Offset voltage, offset current, and bias current are measured with the units fully warmed up. (3) Overload recovery is defined as the time required for the output to return from saturation to linear operation following the removal of a 50% input overdrive.


ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)

At $V_{CC} = \pm 15$ VDC and $T_A = T_{MIN}$ to T_{MAX} unless otherwise noted.


			OPA2111AN		OPA2111BM				OPA2111SI	W	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
TEMPERATURE RANGE									Mary and a special same		
Specification Range	Ambient temp.	-25		+85	-25		+85	-55		+125	°C
INPUT											87
OFFSET VOLTAGE ⁽¹⁾ Input Offset Voltage Average Drift Match Supply Rejection	V _{CM} = 0VDC	86	±0.22 ±2 1 100 ±10	±1.2 ±6	90	±0.08 ±0.5 0.5 100 ±10	±0.75 ±2.8	86	±0.3 ±2 2 100 ±10	±1.5 ±6	mV μV/°C μV/°C dB μV/V
BIAS CURRENT ⁽¹⁾ Initial Bias Current Match	V _{CM} = 0VDC		±125 60	±1nA		±75 30	±500		±2.0nA 1nA	±16.3 nA	pA pA
OFFSET CURRENT(1) Input Offset Current	V _{CM} = 0VDC		±75	±750		±38	±375		±1.3nA	±12nA	рA
VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection	V _{IN} = ±10VDC	±10 86	±11 100		±10 90	±11		±10 86	±11 100		V dB
OPEN-LOOP GAIN, DC					a san Agaigh				and the		
Open-Loop Voltage Gain Match	R _L ≥2kΩ	106	120 5		110	120 3		106	120 5		dB dB
RATED OUTPUT											
Voltage Output Current Output Short Circuit Current	$R_L = 2k\Omega$ $V_0 = \pm 10VDC$ $V_0 = 0VDC$	±10 ±5 10	±11 ±10 40		±10 ±5 10	±11 ±10 40		±10 ±5 10	±11 ±10 40		V mA mA
POWER SUPPLY					Ala men						
Current, Quiescent	Io = 0mADC	T	5	8		5	8	li a dia	5	8	mA

NOTES: (1) Offset voltage, offset current, and bias current are measured with the units fully warmed up.





CONNECTION DIAGRAM




ABSOLUTE MAXIMUM RATINGS

=			
	Supply	±18VDC	
	Internal Power Dissipation(")	500mW	
	Differential Input Voltage		
	Input Voltage Range	±18VDC	
	Storage Temperature Range65°	C to +150° C	
	Operating Temperature Range55°	C to +125°C	
	Lead Temperature (soldering, 10 seconds)	+300°C	
	Output Short Circuit Duration (2)	Continuous	
	Junction Temperature	+175°C	

NOTES:

- (1) Packages must be derated based on $\theta_{JC} = 150^{\circ}$ C/W or $\theta_{JA} = 200^{\circ}$ C/W.
- (2) Short circuit may be to power supply common only. Rating applies to +25°C ambient. Observe dissipation limit and T_J.

MECHANICAL "M" PACKAGE TO-99 (Hermetic)




Pin numbers shown for reference only. Numbers may not be marked on package.

Pin material and plating composition conform to Method 2003 (solderability) of MIL-STD-883 (except paragraph 3.2).


	INC	HES	MILLIN	9 40 8 51 4 70 0 53		
DIM	MIN	MAX	MIN	MAX		
A	335	370	8 51	9.40		
В	305	335	7 75	8 51		
C	165	185	4 19	4 70		
D	016	021	0.41	0 53		
ŧ	010	040	0 25	1 02		
	010	040	0 25	1 02		
G :	200 B	ASIC	5 08 B	O 86		
н	028	034	0.71			
1	029	045	0.74	1 14		
K	500		127	T		
L	110	160	2 79	4 06		
M	45° BA	SIC	45° 84	450 BASIC		
N	095	105	2 41	2 67		

TYPICAL PERFORMANCE CURVES


TA = +25°C, Vcc = ±15VDC unless otherwise noted.



TYPICAL PERFORMANCE CURVES [CONT] $T_A = +25^{\circ}\text{C}$, $V_{cc} = \pm 15\text{VDC}$ unless otherwise noted.



TYPICAL PERFORMANCE CURVES [CONT]



APPLICATIONS INFORMATION

OFFSET VOLTAGE ADJUSTMENT

The OPA2111 offset voltage is laser-trimmed and will require no further trim for most applications.

Offset voltage can be trimmed by summing (see Figure I). With this trim method there will be no degradation of input offset drift.




FIGURE 1. Offset Voltage Trim.

INPUT PROTECTION

Conventional monolithic FET operational amplifiers require external current-limiting resistors to protect their inputs against destructive currents that can flow when input FET gate-to-substrate isolation diodes are forward-biased. Most BIFET® amplifiers can be destroyed by the loss of $-V_{\rm CC}$.

Because of its dielectric isolation, no special protection is needed on the OPA2111. Of course, the differential and common-mode voltage limits should be observed.

Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types), this may cause a noticeable degradation of offset voltage and drift.

Static protection is recommended when handling any precision IC operational amplifier.

GUARDING AND SHIELDING

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.

Leakage currents across printed circuit boards can easily exceed the bias current of the OPA2111. To avoid leakage problems, it is recommended that the signal input lead of the OPA2111 be wired to a Teflon standoff. If the OPA2111 is to be soldered directly into a printed circuit board, utmost care must be used in planning the board layout. A "guard" pattern should completely surround the high impedance input leads and should be connected to a low impedance point which is at the signal input potential (see Figure 2).

NOISE: FET VERSUS BIPOLAR

Low noise circuit design requires careful analysis of all noise sources. External noise sources can dominate in




FIGURE 2. Connection of Input Guard.

many cases, so consider the effect of source resistance on overall operational amplifier noise performance. At low source impedances, the low voltage noise of a bipolar operational amplifier is superior, but at higher impedances the high current noise of a bipolar amplifier becomes a serious liability. Above about $15k\Omega$ the OPA2111 will have lower total noise than an OP-27 (see Figure 3).




FIGURE 3. Voltage Noise Spectral Density Versus Source Resistance.

BIAS CURRENT CHANGE VERSUS COMMON-MODE VOLTAGE

The input bias currents of most popular BIFET® operational amplifiers are affected by common-mode voltage (Figure 4). Higher input FET gate-to-drain voltage causes leakage and ionization (bias) currents to increase. Due to its cascode input stage, the extremely-low bias current of the OPA2111 is not compromised by common-mode voltage.




FIGURE 4. Input Bias Current Versus Common-Mode Voltage.

APPLICATIONS CIRCUITS

Figures 5 through 15 are circuit diagrams of various applications for the OPA2111.




FIGURE 5. Auto-Zero Amplifier.




FIGURE 6. RIAA Equalized Stereo Preamplifier.




FIGURE 7. Low-Droop Positive Peak Detector.




FIGURE 8. Sensitive Photodiode Amplifier.




FIGURE 9. 10Hz Fourth-Order Butterworth Low-Pass Filter.




FIGURE 10. 'N' Stage Parallel-Input Amplifier.




FIGURE 11. FET Input Instrumentation Amplifier.




FIGURE 12. High-Impedance 60Hz Reject Filter with Gain.



OPA8785/883B SERIES



OPA8785VM/883B OPA8785VM OPA8785UM/883B OPA8785UM

ADVANCE INFORMATION Subject to Change

High Current, High Power Military OPERATIONAL AMPLIFIER

FEATURES

- \bullet WIDE SUPPLY RANGE, $\pm 10V$ to $\pm 40V$
- HIGH OUTPUT CURRENT, ±10A Peak
- HIGH OUTPUT POWER, 260W Peak
- LOW DC THERMAL IMPEDANCE: 2.2°C/W
- MIL-STD-883 SCREENING

DESCRIPTION

The OPA8785 is a high power operational amplifier. Its high current output stage delivers ± 10 A, yet the amplifier is unity-gain stable and it can be used in any operational amplifier configuration. The 260W peak output capability allows the OPA8785 to drive loads (such as motors) with a greater safety margin. Safe operating area is fully specified and output current limiting is provided to protect both the ampli-

This hybrid IC is housed in an 8-pin hermetic TO-3 package. The electrically-isolated package allows direct mounting to chassis or heat sink without an insulating washer or spacer which would increase thermal resistance.

fier and the load from excessive current.

Two electrical performance grades are available. The premium grade operates from -55° C to $+125^{\circ}$ C and is designed for military, aerospace, and demanding industrial applications. The U grade has specifications for operation from -25° C to $+85^{\circ}$ C and from -55° C to $+125^{\circ}$ C. Applications include test equip-

ment, shipboard, and ground support equipment where operation is normally between -25° C and $+85^{\circ}$ C and full temperature range operation must be assured.

The OPA8785/883B Series is manufactured on a Hi-Rel manufacturing line with clean room conditions which meet the requirements of MIL-STD-883.

Two product assurance levels are available: Standard and /883B. The Standard product assurance level offers Hi-Rel manufacturing where many MIL-STD-883 screens are performed routinely. The /883B product assurance level, /883B suffix, offers Hi-Rel manufacturing, 100% screening per MIL-STD-883B method 5008 and 10% PDA. Quality assurance further processes /883B devices, by performing group A and B inspections on each inspection lot and group C and D inspections periodically and when specified on the customer's purchase order. A report containing the most recent group A, B, C, and D tests is available for a nominal charge.

International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

DETAILED SPECIFICATION MICROCIRCUITS, LINEAR HIGH CURRENT-HIGH POWER OPERATIONAL AMPLIFIER HYBRID, SILICON

1. SCOPE


- 1.1 Scope. This specification covers the detail requirements for a high current-high power operational amplifier.
- 1.2 Part Number. The complete part number is as shown below.

OPA8785	V	M	/883B
	I		
Basic model	Grade	Package	Hi-Rel product
number	(see 1.2.1)	(see 1.2.3)	designator (see 1.2.1)

- 1.2.1 <u>Device type.</u> The device is a single operational amplifier. Two electrical performance grades are provided. The V grade offers performance specifications over the MIL temperature range (-55°C to +125°C) and the U grade which is specified over the industrial temperature range (-25°C to +85°C). Electrical specifications are shown in Table I and electrical tests are shown in Tables II and III.
- 1.2.2 <u>Device class</u>. The device class is similar to the class B product assurance level as defined in MIL-M-38510. The Hi-Rel product designator portion of the part number distinguishes the product assurance levels available as follows:

Hi-Rel Product Designator /883B Standard model plus 100% MIL-STD-883 class B screening, with 10% PDA, plus quality conformance inspection (QCI) consisting of Groups A and B performed on each inspection lot, plus Groups C and D performed initially and periodically thereafter. (none) Standard model including 100% electrical testing.

1.2.3 Case Outline. The case outline is an 8-pin TO-3 package and is depicted in Figure 1.



NOTE: Leads in true position within .010" (.25mm) R at MMC at seating plane.
Pin numbers shown for reference only.
Numbers may not be marked on package.

	INC	HES	MILLIN	METERS	
DIM	MIN	MAX	MIN	MAX	
Α	1.510	1.550	38.35	39.37	
В	.745	.770	18.92	19.56	
С	.260	.300	6.60	7.62	
D	.038	.042	0.97	1.07	
Е	.080	.105	2.03	2.67	
F	400 BAS	нс	400 BASIC		
G	.500 B	ASIC	12.7 B	ASIC	
н	1.186 B	ASIC	30.12 B	ASIC	
J	.5 9 3 B	ASIC	15.06 B	ASIC	
K	.400	.500	10.16	12.70	
Q	.151	.161	3.84	4.09	
R	.980	1.020	24.89	25.91	

FIGURE 1. Case Outline (TO-3) Package Configuration.

1.2.4 Absolute maximum ratings.

Supply voltage V_{CC} $\pm 40 VDC$ Differential input voltage $\pm V_{CC} - 3$ DC internal power dissipation $80 W \ \bot$ AC Internal power dissipation (10kHz, 50% duty cycle) $160 W \ \bot$

Output short circuit duration Continuous to ground Storage temperature range -65°C to +165°C

 Lead temperature (soldering, 60sec)
 300° C

 Junction temperature
 $T_j = 200^{\circ}$ C

 Common-mode input voltage
 $\pm V_{CC}$

1.2.5 Recommended operating conditions.

Supply voltage range $\pm 28 \text{ or } \pm 34\text{VDC}$ (see Table I) Ambient temperature range -55°C to $+125^{\circ}\text{C}$

1.2.6 Power and thermal characteristics.

	Case	Maximum allowable	Maximum
Package	outline	power dissipation	θ J-C
8-lead TO-3	Figure 1	80W	2.2°C/W
		with heat sink	with heat sink

2. APPLICABLE DOCUMENTS

2.1 The following documents form a part of this specification to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510—Microcircuits, general specification for.

STANDARD

MILITARY

MIL-STD-883—Test methods and procedures for microcircuits.

3. REQUIREMENTS

- 3.1 General. Burr-Brown uses production and test facilities and a quality and reliability assurance program adequate to assure successful compliance with this specification.
- 3.1.1 <u>Detail specifications</u>. The individual item requirements are specified herein. In the event of conflicting requirements the order of precedence will be the purchase order, this specification, and then the reference documents.
- 3.2 Design, construction, and physical dimensions.
- 3.2.1 Package, metals, and other materials. The packages, metal surfaces, and other materials are in accordance with MIL-M-38510.
- 3.2.2 Design documentation. The design documentation is in accordance with MIL-M-38510.
- 3.2.3 Internal conductors and internal lead wires. The internal conductors and internal lead wires are in accordance with MIL-M-38510.
- 3.2.4 Lead material and finish. The lead material and finish is in accordance with MIL-M-38510 and is solderable per MIL-STD-883, method 2003.
- 3.2.5 Die thickness. The die thickness is in accordance with MIL-M-38510.
- 3.2.6 Physical dimensions. The physical dimensions are in accordance with paragraph 1.2.3 herein.
- 3.2.7 Circuit diagram and terminal connections. The circuit diagram and terminal connections are shown in Figure 2.
- 3.2.8 Glassivation. The microcircuit dice are glassivated.
- 3.3 Electrical performance characteristics. The electrical performance characteristics are specified in Table I and apply over the full operating ambient temperature range of -55°C to +125°C unless otherwise specified.

 $I/T_A \le +25^{\circ}C$




FIGURE 2. Circuit Diagram and Terminal Connections.

TABLE I. Electrical Performance Characteristics. All characteristics at $-55^{\circ}C \le T_A \le +125^{\circ}C$ for OPA8785 "V" grade $V_{CC} = \pm 34VDC$; OPA8785 "U" grade $V_{CC} = \pm 28VDC$.

				8785VM/8 8785VM	383B		8785UM/8 8785UM	883B	LIMITS
CHARACTERISTICS	SYMBOL	CONDITIONS	MIN	TYP	MAX.	MIN	TYP	MAX	UNITS
RATED OUTPUT 1/2/ Output Current Continuous 3/ Output Voltage 3/	lo Vo	$R_L = 2\Omega$ $R_L = 2.6\Omega$ $I_0 = 10A$ peak	±10 ±26			±10 ±20			A A V
DYNAMIC RESPONSE Bandwidth Bandwidth Slew Rate	BW BW SR	Unity Gain-Small Signal $T_A=+25^{\circ}C$ Full Power $V_O=40Vp$ -p, $R_L=8\Omega$, $T_A=+25^{\circ}C$ $R_L=5\Omega$ $R_L=6.5\Omega$	10 1.5	1		• 1.5			MHz kHz V/μsec V/μsec
INPUT OFFSET VOLTAGE Initial Offset Tempco Vs Supply Voltage	V _{IO} DV _{IO} PSRR	$\begin{split} T_A &= +25^{\circ}C \\ [V_{10} (T_A) - V_{10} (+25^{\circ}C)] & \dot{\rightarrow} \Delta T \\ -55 & \dot{\nabla}_A \leq +125^{\circ}C \\ -25 & \dot{\nabla}_A \leq +85^{\circ}C \\ V_{CC} &= \pm 10, V_{CC} = \pm 40 \\ V_{CC} &= \pm 10, V_{CC} = \pm 36 \end{split}$			±5 ±40 ±200		±200	±10 ±65	mV μV/°C μV/°C μV/V
INPUT BIAS CURRENT Initial Tempco Vs Supply	lie lie	$T_A = +25^{\circ}C$ $-55 \le T_A \le +125^{\circ}C$ $-25 \le T_A \le +85^{\circ}C$		±0.02	+20 ±35		±0.02	+40 ±35	nA nA nA nA/V
INPUT DIFFERENCE CURRENT Initial Tempco	los los	T _A = +25°C -55 ≤ T _A ≤ +125°C -25 ≤ T _A ≤ +85°C			±3 ±7			±10	nA nA nA
OPEN LOOP GAIN, DC	Avs	$R_L = 6.5\Omega$ $R_L = 5\Omega$	98			94			dB dB
INPUT IMPEDANCE	Z _{ID} Z _{ICM}			10 250					MΩ MΩ

TABLE I. Electrical Performance Characteristics (cont).

			OPA8785VM/883B OPA8785VM			OPA:			
CHARACTERISTICS	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT NOISE Voltage Noise Current Noise	en in	f _n = 0.3Hz to 10Hz f _n = 10Hz to 10kHz f _n = 0.3Hz to 10Hz f _n = 10Hz to 10kHz		3 5 20 4.5					μV, p-p μV, rms pA, p-p pA, rms
INPUT VOLTAGE RANGE Common-mode 4/ Common-mode Rejection	V _{ICM} CMRR	Linear Operation ± F = DC, V _{ICM} = ±(V _{CC} −6)	(V _{cc} - (5) I		70			V dB
POWER SUPPLY Rated Voltage Operating Voltage Range Current, Quiescent	V _{cc}		±10	±34	±40 ±10		±28	±36	V V mA
TEMPERATURE RANGE Specification Storage			-55 -65		+125 +150	-25 •		+85	°C °C

^{*}Specification same as OPA8785 "V" grade.

NOTES:

3.4 <u>Electrical test requirements</u>. Electrical test requirements are shown in Table II. The subgroups of Table III and limits of Table IV, which constitute the minimum electrical test requirements for screening, qualification, and quality conformance, are specified in Table II.

TABLE II. Electrical Test Requirements.

			MODELS				
MIL-STD-883 REQUIREMENTS (Hybrid Class)	OPA8785VM/883B	OPA8785VM	OPA8785UM/883B	OPA8785UM			
Interim electrical parameters (preburn-in) (method 5008)	1	Capita Nota	farga e t egas	1			
Final electrical test parameters (method 5008)	1*, 2, 3, 4, 5, 6, 7	1, 2, 3, 4, 5, 6, 7	1, 2U, 3U, 4, 5U, 6U, 7	1, 2U, 3U, 4, 5U, 6U, 7			
Group A test requirements (method 5008)	1, 2, 3, 4, 5, 6, 7		1, 2U, 3U, 4, 5U, 6U, 7				
Group C end point electrical parameters (method 5008)	Table IV limits and delta limits						

^{*}PDA applies to subgroup 1 for /MIL Hi-Rel designator (see 4.3c)

TABLE III. Group A Inspection.

					LIN	MITS		
	MIL-STD-883 METHOD OR		CONDITIONS For: OPA8785 "V" grade $V_{CC} = \pm 34VDC$ OPA8785 "U" grade $V_{CC} = \pm 28VDC$	OPA878 OPA878	5VM/883 5VM	OPA878 OPA878		
SUBGROUP	SYMBOL	EQUIVALENT	unless otherwise specified	MIN	MAX	MIN	MAX	UNITS
1	Vio	4001		-5	+5	-10	+10	m∨
T _A = +25°C	I _{IB+}	4001	the late of the property of the state of the	-20	+20	-40	+40	nA
	l _{IB} -	4001		-20	+20	-40	+40	nA.
	lio	4001		-3	+3	-10	+10	nA
	+PSRR	4003	$-V_{cc} = -34$, $+V_{cc} = +10$ to $+40$ VDC	-200	+200			μV/V
	+PSRR	4003	$-V_{cc} = -28VDC$, $+V_{cc} = +10$ to $+36VDC$			-200	+200	μV/V
	-PSRR	4003	+V _{cc} = +34VDC, -V _{cc} = -10 to -40VDC	-200	+200			μν/ν
	-PSRR	4003	$+V_{cc} = +28VDC, -V_{cc} = -10 \text{ to } -36VDC$			-200	+200	μV/V
	CMRR	4003	$V_{CM} = \pm 30V$, $f = DC$	80				dB
	CMRR	4003	$V_{CM} = \pm 22V, f = DC$			70		dB
	lcc+	4005	V _{CM} = 0, no load condition	1.0	+10		+10	mA
	Icc-	4005	V _{CM} = 0, no load condition	-10		-10		mA

^{1/} Package must be derated based on a junction-to-case thermal resistance of 2.2°C/W or a junction to ambient thermal resistance of 30°C/W.

^{2/} Safe Operating Area and Power Derating Curves must be observed.

^{3/} With ±R_{SC} = 0. Peak output current is typically greater than 10A if duty cycle and pulse width limitations are observed. Output current greater than 10A is not guaranteed.

^{4/} The absolute maximum voltage is 3V less than supply voltage.

TABLE III. Group A Inspection (cont).

			CONDITIONS		LIN	IITS		
		MIL-STD-883 METHOD OR	IFor: OPA8785 "V" grade V _{cc} = ±34VDC OPA8785 "U" grade V _{cc} = ±28VDC	OPA878		OPA8785 OPA8785		
SUBGROUP	SYMBOL	EQUIVALENT	unless otherwise specified	MIN	MAX	MIN	MAX	UNITS
2	DV _{IO}	4001	[V _{IO} (+125°C) - V _{IO} (+25°C)] ÷ 100	-40	+40		7	μV/°C
T _A = +125°C	I _{IB+}	4001		-35	+35	and the second		nA
	l ₁₈ .	4001		-35	+35		i e	nA
	lio	4001		-7	+7		1 1	nA.
	+PSRR	4003	-V _{cc} = -34VDC, +V _{cc} = 10 to 40VDC	1	±200	1000		
	-PSRR	4003	+V _{cc} = +34VDC, -V _{cc} = -10 to -40VDC		±200			μV/V
	CMRR	4003	$V_{CM} = \pm 30V$, f = DC	00	1200			μV/V
				80	100			dB
	lcc+	4005	V _{CM} = 0, no load condition		+10		Paris 1959	mA
	Icc-	4005	V _{CM} = 0, no load condition	-10				mA
2U	DV _{IO}	4001	[V _{IO} (+85°C) - V _{IO} (+25°C)] ÷ 60			-65	+65	μV/°C
T _A = +85°C	I _{IB+}	4001				-35	+35	nA
	I _{IB} -	4001				-35	+35	nA
	l _{io}	4001				-7	+7	nA
	+PSRR	4003	$-V_{cc} = -28VDC$, $+V_{cc} = 10$ to 36VDC			-200	+200	μV/V
	-PSRR	4003	+V _{cc} = +28VDC, -V _{cc} = -10 to -36VDC			-200	+200	μV/V
	CMRR	4003	$V_{CM} = \pm 22VDC, f = DC$			70		dB
	lcc+	4005	V _{CM} = 0, no load condition				+10	mA
	Icc-	4005	$V_{CM} = 0$, no load condition			-10	T10	mA
3	DV _{IO}	4001	[V _{IO} (+25°C) - V _{IO} (-55°C)] ÷ 80	-40	+40			
T _A = -55°C		4001	[416 (125 C) = 416 (-55 C)] = 80	-35				μV/°C
1A55 C	I _{IB} ,	4001			+35			nA
	I _{IB} -			-35	+35			nA
	lio	4001		-7	+7			nA
	+PSRR	4003	$-V_{cc} = -34VDC$, $+V_{cc} = 10$ to $+40VDC$	-200	+200			μV/V
4.	-PSRR	4003	$+V_{CC} = +34VDC, -V_{CC} = -10 \text{ to } -40VDC$	-200	+200			μV/V
	CMRR	4003	$V_{CM} = \pm 30V, f = DC$	80	et yf		1 S	dB
	lcc+	4005	V _{CM} = 0, no load condition		+10			mA
	Icc-	4005	V _{CM} = 0, no load condition	-10		4.44		mA
3U	DV ₁₀	4001	[V _{IO} (+25°C) - V _{IO} (-25°C)] ÷ 50			-65	+65	μV/°C
$T_A = -25^{\circ}C$	l _{i8+}	4001				-35	+35	- nA
	I _{IB} -	4001				-35	+35	nA
	lio	4001				-7	+7	nA
	+PSRR	4003	-V _{cc} = -28VDC, +V _{cc} = +10 to +36VDC			-200	+200	μV/V
10 No. 10 10 10 10 10 10 10 10 10 10 10 10 10	-PSRR	4003	$+V_{CC} = +28VDC, -V_{CC} = -10 \text{ to } -36VDC$		1			
	CMRR	4003	$V_{CM} = \pm 22 \text{VDC}, f = DC$			-200	+200	μV/V
1.00						70	18 11 2 11 1	dB
	Icc+	4005	V _{CM} = 0, no load condition				+10	mA
	Icc-	4005	V _{CM} = 0, no load condition			-10	1.00 (4)	mA.
4	Vop	4004	Io = 10A peak, 10kHz sine wave, 1sec	-26	+26	-20	+20	ν, ν
T _A = +25°C		4004	duration	40				
	lop	4004	$R_L = 2.6\Omega$, 10kHz sine wave, 1sec duration	-10	+10	10	40	Α Α
		4004	$R_L = 2.0\Omega$, 10kHz sine wave, 1sec duration			-10	+10	A
The second secon	Avs	4004	$R_L = 6.5\Omega$ $R_L = 5\Omega$	98		94		dB
						94		dB
5	Vor	4004	$R_L = 10k\Omega$	-30	+30			V
T _A = +125°C			$R_L = 10k\Omega$	-		±24	±24	. V
100	Avs	4004	$R_L = 10k\Omega$	98				dB
5U	Vop	4004	$R_L = 10k\Omega$			±24	±24	V
T _A = +85°C	Avs	4004	$R_L = 5.0\Omega$			94		dB
6	V _{OP}	4004	$R_L = 10k\Omega$	-30	+30			V
T _A = -55°C	Avs	4004	$R_L = 10k\Omega$	98				dB
6U	V _{OP}	4004	$R_{L} = 10k\Omega$			±24	±24	٧
T _A = -25°C	Avs	4004	$R_L = 10k\Omega$			94		dB
7	SR	4002	$R_L = 6.5\Omega$	1.5		*		V/µsec
T _A = +25°C	J'''	7002	$R_L = 5.0\Omega$	1.0		1.5		V/μsec

TABLE IV. Group C End Point Electrical Parameters. (For OPA8785 V grade $V_{CC} = \pm 34 VDC$, $T_A = +25 ^{\circ}C$)

	TEST	LIMIT	DELTA
-	V _{IO}	±5mV	±10%
	±Icc	±10mA	±10%

- 3.5 Marking. Marking is in accordance with MIL-M-38510. The following marking is placed on each microcircuit as a minimum:
 - a. Part number (see paragraph 1.2)
 - b. Inspection lot identification code 1/
 - c. Manufacturer's identification (
 - d. Manufacturer's designating symbol (CEBS)
 - e. Country of origin
 - f. Electrostatic sensitivity identifier (Δ)
- 3.6 Workmanship. These microcircuits are manufactured, processed, and tested in a workmanlike manner. Workmanship is in accordance with good engineering practices, workmanlike instructions, inspection and test procedures and training, prepared in fulfillment of Burr-Brown's product assurance program.
- 3.6.1 Rework provisions. Rework provisions, including rebonding for the /883B product designation, are in accordance with MIL-M-38510.
- 3.7 <u>Traceability.</u> Traceability for the /883B product designation is in accordance with MIL-M-38510. Each microcircuit is traceable to the production lot and to the component vendor's component lot.
- 3.8 <u>Product and process change.</u> Burr-Brown will not implement any major change to the design, materials, construction, or manufacturing process which may affect the performance, quality or interchangeability of the microcircuit without full or partial requalification.
- 3.9 <u>Screening.</u> Screening for /883B Hi-Rel product designation, is in accordance with MIL-STD-883, method 5008, class B, except as modified in paragraph 4.3 herein.

Screening for the standard model includes Burr-Brown QC4118 internal visual inspection, stabilization bake, fine leak, gross leak, constant acceleration (condition A), temperature cycle (condition C), and external visual per MIL-STD-883, method 2009.

For the /883B product designation, all microcircuits will have passed the screening requirements prior to qualification or quality conformance inspection.

- 3.10 Qualification. Qualification is not required. See paragraph 4.2 herein.
- 3.11 Quality conformance inspection. Quality conformance inspection, for the /883B product designation, is in accordance with M1L-M-38510, except as modified in paragraph 4.4 herein. The microcircuit inspection lot will have passed quality conformance inspection prior to microcircuit delivery.

4. PRODUCT ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection.</u> Sampling and inspection procedures are in accordance with MIL-M-38510 and MIL-STD-883, method 5008, except as modified herein.
- 4.2 Qualification. Qualification is not required unless specifically required by contract or purchase order. When so required, qualification will be in accordance with the inspection routine of MIL-M-38510, paragraph 4.4.2.1. The inspections to be performed are those specified herein for groups A, B, C, and D inspections (see paragraphs 4.4.1, 4.4.2, 4.4.3, and 4.4.4).

Burr-Brown has performed and successfully completed qualification inspection as described above. The most recent report is available from Burr-Brown.

- 4.3 <u>Screening.</u> Screening for the /883B Hi-Rel product designation is in accordance with MIL-STD-883, method 5008, class B, and is conducted on all devices. The following criteria apply:
 - a. Interim and final test parameters are specified in Table II.
 - b. Burn-in test (MIL-STD-883, method 1015) conditions:
 - (1) Test condition B
 - (2) Test circuit is Figure 3 herein
 - (3) $T_A = +125^{\circ}C$ minimum
 - (4) Test duration is 160 hours minimum
 - c. Percent defective allowable (PDA). The PDA, for /883B product designation only, is 10 percent and includes both parametric and catastrophic failures. It is based on failures from group A, subgroup 1 test, after cool-down as final electrical test in accordance with MIL-STD-883, method 5008, and with no

^{1/} A 4-digit code, indicating year and week of seal, and a 4- or 5-digit lot identifier are marked on each unit.

intervening electrical measurements. If interim electrical parameter tests are performed prior to burn-in, failures resulting from preburn-in screening failures may be excluded from the PDA. If interim electrical parameter tests are omitted, all screening failures shall be included in the PDA. The verified failures of group A, subgroup I, after burn-in are used to determine the percent defective for each manufacturing lot, and the lot is accepted or rejected based on the PDA.

d. External visual inspection need not include measurement of case and lead dimensions.




FIGURE 3. Test Circuit—Burn-in and Operating Life Test.

4.4 Quality conformance inspection. Groups A and B inspections of MIL-STD-883, method 5008, class B, are performed on each inspection lot. Groups C and D inspections of MIL-STD-883, method 5008, class B are not required unless specified by contract or purchase order.


Burr-Brown periodically performs groups C and D inspections of MIL-STD-883, method 5008, class B. A report of the most recent group C and D inspections is available from Burr-Brown.


- 4.4.1 Group A inspection. Group A inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008, and as specified in Table II herein.
- 4.4.2 <u>Group B inspection</u>. Group B inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008 (class B).
- 4.4.3 <u>Group C inspection</u>. Group C inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008 (class B), and as follows:
 - a. Operating life test (MIL-STD-883, method 1005) conditions:
 - (1) Test condition B
 - (2) Test circuit is Figure 3 herein
 - (3) $T_A = +125^{\circ}C$ minimum
 - (4) Test condition is 1000 hours minimum
 - b. End point electrical parameters are specified in Table II herein.
- 4.4.4 <u>Group D inspection.</u> Group D inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008 (class B) and as follows:
 - a. End point electrical parameters are specified in Table IV herein.
- 4.4.5 Inspection of packaging. Inspection of packaging shall be in accordance with MIL-M-38510.
- 4.5 <u>Methods of examination and test.</u> Methods of examination and test are specified in the appropriate tables. Electrical test circuits are as prescribed herein or in the referenced test methods of MIL-STD-883.


- 4.5.1 Voltage and current. All voltage values given, except the input offset voltage (or differential voltage) are referenced to the external zero reference level of the supply voltage. Currents given are conventional current and positive when flowing into the referenced terminal.
- 5. PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.
- 6. NOTES
- 6.1 Notes. The notes specified in MIL-M-38510 are applicable to this specification.
- 6.2 <u>Intended use</u>. Microcircuits conforming to this specification are intended for use in applications where the use of screened parts is required or desirable.
- 6.3 Ordering data. The contract or purchase order should specify the following:
 - a. Complete part number (see paragraph 1.2).
 - b. Requirement for certificate of compliance, if desired.
- 6.4 <u>Microcircuit group assignment.</u> These microcircuits are assigned to Technology Group I as defined in MIL-M-38510, Appendix E.
- 6.5 Electrostatic sensitivity. CAUTION—these microcircuits may be damaged by electrostatic discharge. Precautions should be observed at all times.


7. ELECTRICAL PERFORMANCE CURVES


Typical at +25° case and ±Vcc = 28VDC unless otherwise noted.





























8. APPLICATION INFORMATION

8.1 Grounding. Because of the high output current capability of the OPA8785 Series, the user is cautioned to observe proper grounding techniques. Figure 4 illustrates a recommended technique.




FIGURE 4. Proper Power Supply Connections.

Note that the connections are such that the load current does not flow through the wire connecting the signal ground-point to the power supply common. Also, power supply and load leads should be run physically separated from the amplifier input and signal leads.

- 8.2 Supply bypassing. The OPA8785 power supplies should be bypassed with $50\mu\text{F}$ tantalum capacitors connected as close as possible to pins 3 and 6. These bypass capacitors should be connected to the load ground rather than the signal ground.
- 8.3 <u>Current limits</u>. The OPA8785 amplifier is designed so that both positive and negative load current limits can be set independently with external resistors $+R_{SC}$ and $-R_{SC}$ respectively. The approximate value of these resistors is given by the equation:

$$R_{SC} = [(0.65 \div I_{LIMIT}) - 0.0437]$$
 ohms

ILIMIT is the desired maximum current in amperes. The power dissipation of the current limit resistor is:

$$P_{max} = R_{SC} (I_{LIMIT})^2$$
 watts

R_{SC} is in ohms and I_{LIMIT} is in amperes.

Current limit resistors carry the full amplifier output current so lead lengths should be minimized. Highly inductive resistors can cause loop instability. Variation in limit with case temperature is shown in the Typical Performance Curves, paragraph 7.

The amplifier should be used with as low a current limit as possible for its particular application. This will minimize the change of damaging the amplifier under abnormal load conditions and will increase reliability by limiting internal power dissipation.

The current limits may be used to generate other functions such as constant current supplies and torque or stall current limits for servomotor applications.

8.4 <u>Heat sinking.</u> The OPA8785 requires a heat sink to limit output transistor junction temperature (T_J) to an absolute maximum of +200°C. The steady-state thermal circuit is illustrated in Figure 5.




FIGURE 5. Simplified Steady-State Heat Flow Model.

Junction temperature (T_J) is found from the equation:

where
$$P_D = \text{average amplifier power dissipation (W)}$$

 $\theta_{JC} = \text{junction to case thermal resistance (°C/W)}$
 $\theta_{CS} = \text{case to sink thermal resistance (°C/W)}$
 $\theta_{SA} = \text{sink to ambient thermal resistance (°C/W)}$

 $T_A =$ ambient temperature (°C)

For most heat sink calculations the quiescent power dissipation is very low (<1 watt) and can be disregarded with only a small error.

The maximum size heat sink can be found as follows:

Example: Find the maximum thermal resistance (smallest heat sink) that can be used for an OPA8785 with $\pm V_{CC} = 28 VDC$. Output voltage is +10 VDC across a 10Ω resistor and ambient temperature is $+50 ^{\circ}C$:

$$\theta_{SA} = [(T_J - T_A) \div PD] - \theta_{CS} - \theta_{JC}$$

As large a heat sink as possible should be used. θ_{CS} depends on the flatness of the heat sink, the thermal compound used, and the roughness of the mating surfaces. Typical values are between $0.1^{\circ}C/W$ and $0.3^{\circ}C/W$ for a TO-3 package properly mounted on a heat sink.

The OPA8785 mounting flange is electrically-isolated and can be mounted directly to a heat sink without insulating washers or spacers.

The output transistor thermal resistance (θ_{IC}) is a function of the output current pulse width, pulse shape, and duty cycle. Long duration pulses allow the junction temperature to approach its steady state value while shorter pulses cause a lower peak junction temperature due to the junction's thermal time constant. Heat is conducted away from the junction rapidly so that as the duty cycle decreases, junction temperature decreases.

Steady state θ_{JC} is rated at 2.2°C/W maximum. In applications where the amplifier's output current alternates between output transistors—for example, an AC amplifier—the transistor θ_{JC} will depend on frequency as shown in Figure 6.




FIGURE 6. Effective θ_{IC} for Applications Where Output Current Alternates Between Output Transistors.

8.5 <u>Safe operating area (SOA)</u>. In addition to the limits imposed by power dissipation, the amplifier's output transistors are also limited by a second breakdown region. This occurs because of increased emitter current density due to current crowding at higher operating voltages. Both the dissipation and second breakdown limits depends on time and temperature. Figure 7 shows each output transistor's SOA at a case temperature of +25°C.




FIGURE 7. Transistor Safe Operating Area at +25°C Case Temperature.

Limits for short pulse widths are substantially greater than for steady state (DC). At a case temperature of $\pm 125^{\circ}$ C the SOA limits are reduced (see Figure 8). The SOA shown in these curves is based on a conservative linear derating of both the power dissipation and the second breakdown region.




FIGURE 8. Transistor Safe Operating Area at +125°C Case Temperature.

Resistive loads are easy to analyze by simply plotting load lines on the SOA curve. If the curve representing the load line stays within the OPA8785 output transistor's SOA curve and all other parameters are observed, such as case temperature, etc., the amplifier will be safe. The load line can swing through the larger SOA limits if their time duration constraints are strictly observed.

Reactive loads present a more complex problem since the output voltage and current are not in phase. This results in the reactive load line becoming elliptical (when plotted on linear axes) which requires a larger SOA for safe operation.

Although detailed analysis is beyond the scope of this data sheet, the load line can be viewed on an oscilloscope as shown in Figure 9. The X-Y display is driven by the voltage across the load and by the current into the load. This setup can also display voltage and current stress across the OPA8785 output transistors as shown in Figure 10. This data can then be compared to the SOA limits.

The amplifier is designed to operate with electromotive force generating loads such as servomotors, relays, and actuators. Careful attention must be paid to both the load characteristics and the amplifier's SOA to ensure safe operation.




FIGURE 9. Loadline Display.




FIGURE 10. Output Transistor Safe Operating Area Stress Display.

Figure 11 shows the OPA8785 configured as a DC permanent magnet motor driver. The armature current (1A) and motor voltage (V_m) are monitored by an oscilloscope in the X-Y mode. Slewing the motor with a 4Hz sine wave results in the motor power ellipse of Figure 12. The input level has been adjusted to give $\pm 20V$, peak across the motor. An examination of the power ellipse indicates that the instantaneous power delivered to the motor exceeds the amplifier's output transistors safe operating area at a case temperature of $\pm 25^{\circ}C$. The point at which the motor shows 0V at ± 6.9 A is a problem. The voltage across the output is 28V - 0V = 28V. Checking the SOA curve shows that the amplifier can safely withstand this condition for slightly under 5msec. At 4Hz this transient swing outside the DC SOA region is exceeded for much longer than 5msec. Continued operation under these conditions will result in device failure. Peak junction temperatures should not exceed $\pm 200^{\circ}C$. Perhaps a motor with a higher impedance winding should be considered for this application. Current limiting and lower supply voltage can also reduce dissipation.




FIGURE 11. Servomotor Amplifier.

Motors used in servo applications often require a surprisingly large current to accelerate quickly. Worst-case conditions occur when the motor is operating at full speed and is suddenly slammed into reverse ("plugging"). This condition is illustrated in Figure 13 when a DC servomotor is driven by a bipolar square wave. As the motor reverses direction a large surge current flows, causing very-high peak power dissipation in the amplifier. After several time constants (determined by the inertia moment) the current drops to a lower steady-state value. Loading the motor increases the motor average power and amplifier dissipation. SOA curves should be checked for safe operation under these surge conditions.

The OPA8785 current limits may be set to clip the high surge currents to a safe level. This is shown in Figure 14. Note that the current limit does limit the servomotor peak acceleration.

Inductive loads should be investigated for high peak transients generated by a collapsing magnetic field. Resistive damping can reduce this problem and although the amplifier has a substrate as part of the Darlington output transistor structure, external diodes are recommended for heavy clamping.

Fast diodes such as those normally used as rectifiers in switching power supplies are suitable.




FIGURE 12. DC Servomotor Load Line.





FIGURE 13. Servomotor Drive—"Plugging"



$$\label{eq:pmiu12m4tmotor} \begin{split} & \text{PMIU12M4T MOTOR, NO LOAD} \\ & \text{f = 4Hz, SQUARE WAVE} \\ & \pm \text{V}_{CC} = 28\text{VDC}, \ \pm \text{R}_{SC} = 0.15 \Omega \\ & \text{T}_{C} = 25^{\circ}, \ \text{A}_{V} = +10 \end{split}$$


FIGURE 14. Servomotor Drive With Current Limit.



IBM-PC IEEE-488 INTERFACE

FEATURES

- MENU DRIVEN SOFTWARE
- EXTENSIVE DOCUMENTATION
- MIL SPEC SOCKETS
- TMS9914A BASED
- LED STATUS DISPLAY
- FULL GPIB COMPATIBILITY
- SWITCH SELECTABLE ADDRESSING
- SUPPORTS INTERRUPTS
- DMA CAPABILITY



DESCRIPTION

The PC4311 is an IEEE-488 (GPIB) interface to the IBM-PC or any strict PC compatible microcomputer. It is based on the Texas Instruments TMS9914A, and can be programmed as a Talker, Listener, or Controller.

With a PC4311 installed in your IBM-PC, communication with and control of a wide range of "intelligent" equipment is possible. Equipment such as voltmeters, oscilloscopes, signal generators, and programmable power supplies can be easily interconnected.

A comprehensive software package, which includes a PC-DOS or MS-DOS compatible diskette containing source and executable code, is provided with each PC4311. Together, the hardware and software allow you to quickly utilize the flexibility of the IEEE-488 standard, and optimize your system's performance.

Supporting programmed I/O, interrupt driven and DMA transfers, the PC4311 architecture occupies 16 consecutive I/O addresses of the host system. The base address, which is switch selectable, can be set to begin on any unreserved boundary as described in the technical specifications. IRQ level and DMA channel selection are jumper options. The 16 locations are divided into eight Read and eight Write registers. To increase the flexibility of the board, one of the Write registers has been designated to configure the board as either a Talker/Listener or as a controller, under software control.

Eight LEDs provide visible information about the state of the GPIB management and control lines. This feature is particularly useful for initial checkout of the bus. The standard GPIB cable is connected directly to the PC4311, which eliminates the need for a transition cable. Also, the use of high reliability IC sockets for all replaceable components cuts the time required for troubleshooting and repair, should that be necessary, to a minimum.

Three levels of software are provided. The menu driven program is intended for first time users and GPIB/PC4311 familiarization. MENU guides the programmer through the initial setup of the PC4311, passes data from the keyboard to the PC4311 and any selected GPIB device, and displays data received from the device. An extensive "help" section provides feedback for explanation of commands and error conditions.

The Level II software consists of two sets of linkable subroutines. One set of subroutines may be used for applications wherein the GPIB code must be a part of a larger program. The second set of subroutines is specifically designed to interface with Basic. Calls can be made from Basic to execute IEEE-488 functions.

Level III software is an installable device driver. The user modifies the CONFIG.SYS file to install the device driver at system load time. This device driver handles string transfers. This level of software provides the final link to the user most comfortable with the PC-DOS or MS-DOS operating system environment.

All software products include both source and executable code on the diskette, which is *not* copy protected. Printed copies of the assembled programs are included in the technical manual.

International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

SYSTEM CLOCK RATE, max. 5.0 MHz

OPERATING RANGE

0° to +50° C

I/O ADDRESSING

Any 16 consecutive I/O addresses on the IBM PC Bus, jumper selectable to the 16 port boundaries beginning at base address 250H, 260H, 330H, 340H, 350H or 360H.

I/O PORT DESCRIPTION

Address	Read	Write
Base +0:	Interrupt Status 0	Interrupt Mask 0
Base +1:	Interrupt Status 1	Interrupt Mask 1
Base +2:	Address Status	un i um es un t ri je i tembilja intej in esam.
Base +3:	Bus Status	Auxiliary Command
Base +4:	Address Switch 1	Address Register
Base +5:		Serial Poll
Base +6:	Command Pass Through	Parallel Poll
Base +7:	Data In	Data Out
Base +8:	그 뭐하다.	D0=1 Talk/Listen Only
7-16 S		D0=0 Controller

HARDWARE COMPATIBILITY

IBM PC/XT/AT and strict compatibles

SOFTWARE COMPATIBILITY

PC-DOS, MS-DOS operating systems; Source and executable code 8088 compatible

VOLTAGE REQUIREMENTS

+5 VDC @ 500 mA max.

TRANSFER RATE, max.

Dependent upon software and slowest device on GPIB Bus

INTERRUPT OPTIONS

Jumper selectable interrupt levels IRQ2-IRQ7

DMA OPTIONS

Jumper selectable DMA levels 1-3

CONNECTOR TYPE

24 Pin GPIB Connector

VISUAL INDICATORS

LED array for GPIB control lines

PHYSICAL DIMENSIONS

3.9" X 7.2"

IC-TYPE

TMS9914A or equivalent

GPIB BUS DESCRIPTION

DUS DESC.	KILION
Signal	Description
DIO1	DATA 1
DIO2	DATA2
DIO3	DATA3
DIO4	DATA4
EOI	END OR IDENTIFY
DAV	DATA VALID
NRFD	NOT READY FOR DATA
NDAC	NOT DATA ACCEPTED
IFC	INTERFACE CLEAR
SRQ	SERVICE REQUEST
ATN	ATTENTION
SHIELD	SHIELD GROUND
DIO5	DATA5
DIO6	DATA6
DIO7	DATA7
DIO8	DATA8
REN	REMOTE ENABLE
GND6	GROUND FOR PIN6
GND7	GROUND FOR PIN7
GND8	GROUND FOR PIN8
GND9	GROUND FOR PIN9
GND10	GROUND FOR PIN 10
GNDII	GROUND FOR PIN II
GNDLOGIC	LOGIC GROUND
	Signal DIO1 DIO2 DIO3 DIO4 EOI DAV NRFD NDAC IFC SRQ ATN SHIELD DIO5 DIO6 DIO7 DIO8 REN GND6 GND7 GND8 GND9 GND10 GND11

SOFTWARE DESCRIPTION

Example of a Basic Interface:

10	IOADDR%=&H25Ø	*IBM-PC I/O Address
20	GPADDR%=&HA	*PC4311 IEEE-488 Address
30	CNTL%=%HØ	*PC4311 is the Controller
40	DEVADDR%=&H14	*IEEE-488 device

50 DEF SEG=Ø

60 INIT=PEEK(&H4FØ)+(256*PEEK(&H4F1))
*Get Offset

70 SUBSEG=PEEK(&H4F2)+(256*PEEK(&H4F3))
*Get Segment

80 DEF SEG=SUBSEG

90 CALL INIT(IOADDR%,GPADDR%,CNTL%, AMTWRT%,AMTRD%,ERRNUM%)

100 REM PC4311 NOW INITIALIZED

110 SUBWRT=INIT+AMRWRT%

120 SUBRD=INIT+AMTRD%

130 WRTSTR\$="ZF3R4"

40 CALL SUBWRT (DEVADDR%, WRTSTR\$, ERRNUM%)

150 REM WRTSTR\$ WAS WRITTEN TO IEEE-488 DEVICE

160 STOP

All products are shipped with a complete documentation package which includes comprehensive operating instructions, user option tables, parts placement diagrams, and software examples.

IBM is a registered trademark of IBM Corp.



PCI-3002 SERIES PCI-3003 SERIES




ADVANCE INFORMATION Subject to Change

MID-SIZED, DATA ACQUISITION, TEST, MEASUREMENT AND CONTROL SYSTEMS

FEATURES

- 16 CHANNELS ANALOG INPUT (SINGLE-ENDED),
 8 CHANNELS (DIFFERENTIAL)
- 2 CHANNELS ANALOG VOLTAGE OUTPUT
- 12-BIT RESOLUTION, ±0.1% ACCURACY
- 16 POINTS, DIGITAL INPUT/OUTPUT
- 4 CHANNELS, 16-BIT EVENT COUNTERS
- CLOCK OUTPUT
- BUILT-IN SIGNAL TERMINATION PANEL
- COMMUNICATIONS WITH MOST HOST COMPUTERS VIA RS-232, RS-422 OR IEEE-488 PORTS
- COMPATIBLE WITH OTHER PCI-3000 SYSTEMS PRODUCTS



DESCRIPTION

The PCI-3002 and PCI-3003 Series are Data Acquisition, Test, Measurement and Control Systems, designed for mid-sized applications. These master enclosures contain a built-in microprocessor, power supply, combination input/output board, and an integral signal termination panel. The microprocessor provides intelligence for task scheduling, data bus translation and data storage. Convenient screw terminals on the termination panel make connections to "real-world" signals easy.

The PCI-3003 hardware supports Analog inputs, Analog outputs, Digital I/O and Digital Counters. The PCI-3002 contains hardware for Analog inputs and Digital I/O, only.

Communications between these products and their host computer (or terminal) can be via RS-232, RS-422 or IEEE-488 ports. The RS-422 protocol supports multi-dropped (networked) connections between the host and up to 31 PCI-3000 series master enclosures. IEEE-488 allows the interconnection of several standard laboratory instruments along with the one or more PCI-3000 systems.


The PCI-3002/3 and the other PCI-3000 series of systems provide a powerful, adaptable, expandable and cost effective solution for data acquisition, test, measurement and control applications. Systems ranging from just a few channels to over 31000 are easily configured using a single host computer.


International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491


SPECIFICATIONS (For all models unless otherwise noted.)

POWER REQUIREMENTS Line voltage	PCI-3002-1/3003-1 105VAC to 132VAC PCI-3002-2/3003-2 207VAC to 260VAC PCI-3002-3/3003-3 87VAC to 110VAC 48Hz to 420Hz
Frequency Power	40Hz 10 42UHZ 60W
TEMPERATURE RANGE	0°C to 50°C
DIMENSIONS (nominal)	W - 17 3/4", D - 14 1/4", H - 5 1/4". Standard 19-inch rack-mount ears installed.
COMMUNICATIONS Two asynchronous serial channels, 300-9600 baud. RS-232-C on both channels. RS-422 signals on chan wire, half duplex, up to 4000 feet). IEEE-488 (optional), controlled by host.	
LANGUAGE/CODE	Accepts high level commands in either ASCII or Binary format
USER MEMORY	8k bytes of user RAM installed. Expandable to 32k bytes, RAM or EPROM.
ANALOG INPUTS A/D Input Range Output Format	±10mV to ±10V direct inputs (higher with attenuation added to termination panel). Convertible to current input. Standard: 0 to 10V Jumpered: ±2.5V, ±5V, ±10V, 0 to 5V Standard: Binary positive (0 to +4095) Jumpered: Two's complement (-2048 to 2047)
Channels	16 single-ended
Resolution Accuracy Speed	8 differential 12 bits ±0.1% of full scale 2000 readings/sec (into internal memory), up to 30 readings/sec returned to host, at 9600 baud
INPUT AMPLIFIERS Amp #1 Amp #2 Maximum Input CMRR Ibias	Software-selected, instrumentation amplifiers Fixed (G=1) Variable via resistor selection (G=1 to 1k). G=1 + (40k/R). Supplied with G=201 (standard) ±15V (without damage) 90dB at 60Hz (1k source imbalance) 10nA
THERMOCOUPLE INPUTS Accuracy	Direct inputs for types J, K, T and S ±0.7°C (including software linearization)
ANALOG OUTPUTS Channels D/A Output Input Format Resolution Accuracy Write Time	PCI-3003 only Two Standard: ±10V Jumpered: ±2.5V, ±5V, 0 to 10V, 0 to 5V Standard: Two's complement (-2048 to 2047) Jumpered: Binary positive (0 to +4095) 12 bits ±0.1% of full scale 33msec, at 9600 baud
DIGITAL INPUTS/OUTPUTS Number of Bits Organization Input/Output Logic Levels Output Current Speed Optoisolation	16 Two 8-bit bytes Each byte selected by jumper Standard TTL 24mA sink, 15mA source Read or set bits, bytes or word at the rate of 30 per second (at 9600 baud) Compatible with external optoisolated termination panel
DIGITAL COUNTERS Function Number' Resolution Pulse Width Input Frequency Logic Levels	PCI-3003 only Count Events Four 16 bits 60nsec, minimum 8MHz, maximum Standard TTL
CLOCK OUTPUT Output Frequency	PCI-3003 only 8Mz/(MxN) 2MHz maximum, 0.002Hz minimum
Dividers Waveform Output levels	Two 16-bit counters (M, N) Squarewave Standard TTL
TERMINATION PANEL Functions Signal Conditioning	Internal to enclosure Field signal connection points for analog inputs, digital I/O's, +5V and cold junction compensation PCI-3003 only: Analog outputs, counters and clock. User space for passive conditioning, ie: Terminations, filtering, surge protection, attenuation, etc.
Screw Terminals	Clamp type - Accept wires from 24AWG to 14AWG
ACCESSORIES Software Support Communications Memory	PCI-4901-1, BASIC callable routines. PCI-3919-1, BASIC program examples, plus PCI-3000 Tutorial. PCI-3901-1, IEEE-488 communications port. RAM or EPROM conforming to BYTE-WIDE format.

TERMINATION PANEL









PCI-3940 SERIES

High Accuracy INDUSTRIAL TWO-WIRE TRANSMITTERS

The PCI-3940 series is a family of industrial two-wire transmitters intended for remote signal conditioning and acquisition. Models are tailored for a wide range of input signals including DC, RTDs and thermocouples. All units have switches that provide field selection of input and output ranges. Four to 20mA or 10 to 50mA output current is user selectable. Current output is desirable because it has reduced sensitivity to wire length and noise pick-up. The three basic models are available in both isolated (-2 models) and non-isolated versions (-1 models).

The 600V input isolation rating allows for power line fault protection and ground loop elimination in most industrial, factory and laboratory applications. DC signal levels from ImV to 10V as well as 100Ω RTDs and J, K, T thermocouples are accommodated. Internal cold junction compensation and linearization are also provided. Direct screw terminal connections along with several mounting configurations make installation quick and easy. Refer to the PCI-3940 series product data sheet for additional information.



PCI-4304 SERIES

PCI-4304-1 Complete Logic Analyzer System
(Contains 1 each: PCI-4304-2, PCI-4905-2, PCI-4906-1)
PCI-4304-2 Plug-In Analyzer PC Board Only
PCI-4905-2 Analyzer Software plus Instrument Pod
PCI-4906-1 Package of 45 Input-lead Probe Clips


LOGIC STATE ANALYZER PLUG-IN BOARD AND ACCESSORIES for IBM Personal Computer

FEATURES

- MENU-DRIVEN SOFTWARE FOR STATE AND TIMING ANALYSIS
- LOW COST
- PC PROVIDES STORAGE OF DATA ON DISK, PRINT-ING, AND DISPLAY
- 32 CHANNELS × 1024 WORDS INPUT
- 3 QUALIFIER PAIRS
- INPUT RATE = 13MHz maximum
- SEQUENTIAL TRIGGERS ALLOW DATA-CAPTURE WINDOWS

DESCRIPTION

The PCI-4304 is a low-cost digital logic analyzer for state and timing analysis. It can be used to trace software flow, for hardware analysis, and to integrate circuits and code. The analyzer plugs into an



IBM PC, XT, Compaq, or compatible personal computer. The PC provides the analyzer with black and white or color display capabilities, floppy or hard disk data storage, hard-copy printing, and communications networking capabilities. The PCI-4304 can be integrated alone or with other personal computer instrumentation products to create automated test systems, event recorders, integrated laboratory instrumentation systems, etc.

The PCI-4304 has 32 input channels, three qualifier pairs, a 1024-word memory, and it operates up to 13MHz. The clock signal is derived from the circuit under test for synchronous-state analysis, or from an external clock for timing analysis. Since the most useful information in a digital system occurs at the system's clock transition, the PCI-4304 features zero hold-time; that is, the data present at a clock transition is stored.

Inputs to the analyzer board are preprocessed by a convenient instrument pod. The pod connects to the analyzer board through flat ribbon cables. All signal inputs from the pod are easily connected to test clips, integrated circuit DIP clips, or to 0.025 square-post terminal test points.

Measurement parameters are selected quickly using interactive software menus. Up to eight 32-bit trigger words can be used to sequentially start or stop a data trace or to form data-capture windows. Trigger delay and choice of clock edge are also easily selected. The sophisticated triggering structure of the PCI-4304 permits a wide variety of data-capture alternatives. Data can be displayed graphically using the timing analysis mode or in binary, decimal, hexadecimal, octal or ASCII using the state analysis mode. Both data and setups can be stored or recalled from the personal computer disk. In addition, captured data can be compared with previously recorded data. Variations between two sequences

International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

are displayed highlighted in color, or in changes of screen intensities, so differences can be rapidly seen. A personal-computer printer can permanently record a timing diagram or tabular state analysis information.


The PCI-4304-1 is a complete logic state analyzer kit that contains the plug-in PC board, instrument pod, software disk, user manual, and a package of input-lead probe clips. The plug-in board, pod-plus-software, and clips are available separately.

SPECIFICATIONS

IBM BUS INTERFACE Number of Addresses Used Base Address Selection: Number of switches Selectable range Power Requirements: Voltage used Maximum current	16k memory addresses 4 1 of 9 64k spaces +5VDC 3A		
HARDWARE SPECIFICATIONS			
MEMORY	1024 × 32-bit words		
TRIGGERING Eight Trigger Words Delay Data Taken	32 bits each Up to 511 clock cycles On rising or falling clock pulse edge		
TIMING INFORMATION Data Setup Time Data Hold Time Qualifier Setup Time Qualifier Hold Time	20nsec Onsec 20nsec Onsec		
INPUTS Data Path Width Load Low Input High Input Threshold Maximum Input Range	32 bits One low-power Schottky +0.4VDC +2.4VDC 1.5V (TTL) -0.5VDC to +5.5VDC		
CLOCK User Supplied Signals Minimum Pulse Width	By circuit under test (or other external source) To 13MHz maximum 20nsec		
MECHANICAL Plug-in PC Board Instrument Pod	Designed to fit IBM PC and hardware-compatible expansion slots Approximate dimensions: $4\times8.5\times1.3$ inches $10.2\times21.6\times3.3$ cm		
SOFTWARE SPECIFICATIONS			
IBM PC MEMORY REQUIRED	256k minimum; 1 disk drive		
SOFTWARE STRUCTURE	Interactive menus		
SOFTWARE ABILITIES	Set up trigger words and sequences Clock pulse edge selection Delay selection Start data trace selection Display data Compare known data to current data Store data to a disk Read data from a disk Print data		

PCI-20000

INTELLIGENT INSTRUMENTATION for Industry and Laboratory



INTRODUCTION

The PCI-20000 is an intelligent instrumentation front end, designed to turn the personal computer (PC) into a powerful system for data acquisition, test, measurement and control. The system resides on a printed circuit board that plugs into an available expansion slot within the host PC. The internal PCI-20000 architecture is designed to interface with most microcomputers. Compatibility with a specific PC is achieved with bus translation circuitry located on the plug-in board. Direct connection is made to the PC's internal computer bus allowing high speed data acquisition and control.




FIGURE I. Personal Computer-Based Data Acquisition and Control System—Block Diagram.

Figure 1 is a block diagram showing the system configuration. The unique design of the PCI-20000 allows the input/output configuration to be optimized for a particular application. The key concepts embodied within the PCI-20000 system include its modular construction, its proprietary "Intelligent Instrumentation Interface Bus" (1³ Bus - patent pending) and its memory mapped address structure.

Mechanically, the PCI-20000 system consists of two types of printed circuit boards. The main boards are known as "Carriers." The other boards are "Instrument Modules" which connect, piggyback style, to the carrier. It is the carrier that plugs into one of the PC's expansion slots.

The family of carriers now contains two types. These first models are designed for the IBM series of PC's as well as the COMPAQ, AT&T and other IBM compatible personal computers.

Each carrier provides mounting space for up to three modules. The carrier also includes the Intelligent Instrumentation Interface Bus (I³ Bus), and the PC bus interface and logic circuits. In addition to the above features the second carrier also provides 32 fully buffered digital input/output points.

A wide variety of instrument modules for analog and digital applications are available. Because of the versatility of the l³ bus, the family of modules will grow. In addition, the modules can be treated as building block components that will find wide application in the design of systems of other manufacturers.

Signal termination panels within the system complement it, by providing convenient screw terminal connections between the internal electronics and the external field signals. Appropriate cables are available to link the termination panels to the instrument modules. Rack and table top enclosures are also available.

Several applications software support packages are available for the PCI-20000 system. Some of the packages contain a family of routines that can be called by high level commands. Versions to support BASIC, C and ASSEMBLY languages are now available. Complete instrumentation, laboratory and control packages can also be provided. These diskettes give the user easy access to the extensive data acquisition, test, measurement and control features of the system.

The classic deficiencies found in other single board data acquisition systems are largely eliminated in this design.

- A wide variety of I/O types are supported, as follows: analog input (voltage, current, thermocouple, etc...), simultaneous multiple channel readings, analog output, digital input, digital output, counter input, frequency measurement, pulse generation along with high speed triggering and alarm monitoring.
- Relatively large numbers of channels can be accommodated. Up to 128 digital I/O points or 80 analog inputs or 6 analog outputs or 12 counter/timer ports can be configured on a single carrier, using the instrument modules available. In addition, multiple carriers can be used simultaneously.

- 3. By selecting the appropriate mix of modules, the capability of the system can be tailored to a particular application. Thus, function and cost can be optimized. Modules can be added, changed or rearranged at any time to satisfy new measurement or control requirements.
- 4. Probable conflicts in available address space within the PC have been eliminated by the choice of memory vs I/O mapping. Only two kilobytes are decoded on the I/O side of the IBM PC, while 100's of kilobytes are potentially available in RAM address space. Switches on the carrier allow placing the unit anywhere in the PC's memory map.
- 5. In addition to the memory and digital I/O connections provided by a standard computer bus, the internal Intelligent Instrumentation Interface (I³) bus also provides for analog, synchronization and trigger signal routing. This facility allows the chaining of analog signals from one module to another as well as the triggering or synchronizing of events on a particular module by another module.

Figure 2 is a summary of the PCI-20000 system specifications.

HOST COMPUTER COMPATIBILITY	Suitable for the IBM PC/XT/AT family of PC's, COMPAQ, AT&T or other hardware compatible personal computers.	
MECHANICAL	Electrically, a CARRIER takes one expansion slot in the host. Mechanically, part or all of the adjacent slot may be occupied depending upon the installed module configuration. TERMINATION PANELS reside outside the host, optionally, in rack or table mount enclosures.	
ANALOG INPUTS Single-ended or differential, voltage or current	±10mV to ±10V direct inputs (higher with attenuation on termination panel). 12-bit resolution, ±0.04% accuracy, ±0.04% linearity. PGA, G =1, 10, 100, 1000: CMV = ±10V, CMR = 108dB. Speed, up to 80K readings/sec. Up to 16 channels per module, and up to 80 channels per carrier using the 32-channel expansion modules.	
ANALOG OUTPUTS	±10V and 4-20mA outputs. 12-bit resolution, ±1/2LSB linearity, monotonic, 8V/µsec siew rate. ±10 V output, 16-bit resolution, ±0.003% FSR linearity. 1 or 2 channels per module, up to 6 channels per carrier.	
DIGITAL Input & Output	TTL compatible, 24mA current sink, 15mA current source. Read/set bits, bytes or words. High voltag isolation (4000V AC/DC) and 3A (AC/DC) switch capability using the opto-isolation termination panels 32 points per module, up to 128 points per carrier.	
COUNTERS	TTL compatible. Up to 8MHz inputs. Count events, accumulate, measure frequency. 16-bit resolution. 8MHz time-base with 0.008% accuracy. 4 counters per module, up to 12 counters per carrier.	
PULSE OUTPUTS	TTL compatible. Finite or continuous outputs. Pulse or squarewave outputs. Output frequencies of 0.002Hz to 2MHz. 125ns resolution. 0.008% accuracy.	
TERMINATION PANELS	Provides a screw terminal interface between the system and field signals. Types available: Analog I/O, Thermocouple Input, Digital I/O and Opto-isolation. Rack and table top enclosures for 1 to 4 panels are available.	
TEMPERATURE RANGE	0 to 50°C, Ambient.	
POWER REQUIREMENTS	+5V @ 800mA Quiescent carrier (1C-2) current, add individual modules POWER for total. 2.9A Max current, fully loaded. DC to DC converter efficiency = 50%.	
SOFTWARE	Applications software packages provide machine language routines that can be called from high level languages to control most functions. Complete programs for instrumentation and control functions are also available.	

SPEED SUMMARY All data is expressed in

All data is expressed in readings/sec, and includes the time to read or write to RAM.

PARAMETER	CONDITIONS	IBM-PC	IBM-AT
ANALOG INPUT	PCI-20014S-1 Software Normal Analog Read mode	130	337
	Thermocouple Read mode Block mode, 2M Module 19M Module	75 7K 45K	234 10K 65K
ANALOG OUTPUT	PCI-20014S-1 Software	129	338
DIGITAL I/O	PCI-20014S-1 Software Assembly code, with sync	126 45K	326 90K
COUNTER	PCI-20014S-1 Software Assembly code, sync and reset	126 24K	331 48K

FIGURE 2. PCI-20000 General System Specifications.

Conditions: IBM PC, using most appropriate PCI-20000 hardware.

CONFIGURING A PCI-20000 SYSTEM

This section is an aid in configuring a system for a given application. The first step involves listing the specific input/output requirements for each application. With this information, the following guide will provide the needed PCI-20000 system specifications.

The PCI-20000 is intended for small and medium sized tasks, where the host computer can be located near the application. The maximum channel capacity for this system is shown in Figure 2. Note that more than one carrier can often be used to increase the system's capacity. Carriers can either be installed within the host computer or in expansion enclosures. More detailed information about each component appears in later sections of this brochure.

For large scale, distributed or remote applications, the PCI-3000 system is suggested. This type of system can be expanded to almost 32,000 channels and can be

located at any distance from the host computer. Please refer to the Burr-Brown product data book or contact your local representative for the appropriate PCI-3000 literature.

Fundamental to configuring a system is the selection of a carrier. The difference between the two available carriers is the inclusion of 32 digital I/O points on the PCI-20001C-2. This carrier provides a significant level of digital capability, at very low cost, without occupying an instrument module location.

Figure 3 graphically shows all of the components that comprise the PCI-20000 system. Also indicated are the associated options and accessories. Compatibility of each group of components is indicated by the interconnecting lines. Note that there are compatible components having part numbers in the 1100, 3000 and 20000 series.




FIGURE 3. PCI-20000 — System Component Configuration Guide.

Some analog input modules can be configured for either single-ended or differential use. Be sure to account for the proper number of channels (differential yields half as many) when selecting the number of modules required. The I³ bus structure shown in Figure 4 suggests how the analog chain can connect the output of one module to the input of another. This feature provides channel multiplexing capability with the analog expansion module.

Digital function blocks can be software configured for either input or output use, in groups of eight points (byte size). Thus, a 32-point module can be used for 8 inputs and 24 outputs or 16 inputs and 16 outputs or 32 outputs, etc...




FIGURE 4. PCI-20000 Simplified Block Diagram.

PCI-3000 series of termination panels include 6 foot long non-shielded ribbon cables to make connections to the various I/O boards. The PCI-20000 series provides a choice of shielded cables to connect the panels. The possible benefits of shielded or ground-plane cables should be considered. Use of these types of cables often results in improved signal to noise ratio and reduced electrical interference. Within the analog or digital groups, shielded or ground-plane and non-shielded cables are physically interchangeable.

All termination panels have provisions for user defined, passive signal conditioning. The PCI-3703 series of panels is optionally available with or without straight through jumpers. The other panels come with straight through jumpers installed. When several cables are required to exit the personal computer, it is often convenient to make use of any unused, expansion board mounting locations. An accessory strain relief connector is available to secure the ribbon cables and help protect internal components (PCI-20028A-I).

The 1100 series, optical couplers, are for digital use only. Each coupler supports one signal. The four different types of couplers can be mixed on a single termination board with one restriction; remember, that digital function blocks can only be set for input or output use in groups of 8 points.

Remote sensing of analog signals can be accomplished with the PCI-3940 series of two-wire transmitters. DC, RTD and Thermocouple input models are available in both isolated and non-isolated versions. These units are field programmable for a wide range of input levels and types.

DOCUMENTATION AND SOFTWARE SUPPORT

The PCI-20000 system is fully supported by written documentation in the form of a user's manual. The manual provides detailed instructions for the installation, setup and programming of all hardware components. In addition, a family of Applications Software Support Packages are also available. All software diskettes are also accompanied by complete user's manuals.

EXPANSION GUIDELINES

Physical Space

The minimum useful PCI-20000 system configuration consists of only a PCI-20001C-2 Carrier. This provides 32 points of digital I/O, and requires one expansion slot. When Modules are inserted into a Carrier, the added thickness of the Modules may result in mechanical interference with an adjacent board. Whether this interference actually does result depends upon the number of Modules installed, the location of the Modules and the length of the board in the adjacent slot. If for example, a short board (Async, IEEE-488, etc...) is installed next to a PCI-20000 Carrier with one module inserted in the "front" position, no interference is encountered. Thus, the PCI-20000 is still a single slot device. This could also be true with two Modules installed. When all three Module locations are occupied, the system requires the space of two expansion slots. It is interesting to note that the functional capability of this type of installation greatly exceeds that of any other product that occupies only two slots.

Power Requirements

Most modern personal computers provide several expansion slots for user selected option boards. The PC's power supply is designed to provide a "reasonable" amount of current to these slots. The amount of power available is determined by subtracting the base systems power requirements from the total power supply rating. Please consult your computer's documentation for this information. Each Carrier and Module in the PCI-20000 system has its power requirements specified. It is a simple matter to sum the individual terms (current times voltage) to determine the total load. In determining the load on the computers ± 5 volt supply, it is necessary to apply a 50% efficiency factor to the DC/DC converter that generates the ± 15

volt supply on the carrier. Because of the hundreds of possible PCI-20000 configurations and the different computer power supply ratings, it is not practical to generate a compatibility table. In general, however, adequate power is available for all boards that will physically fit in a given PC.

PCI-20000 specifications

Carriers

PCI-20001C-1 Carrier Card

Plugs into IBM PC, XT, AT, Compaq expansion slots Holds up to 3 instrument modules

Provides address decoding for memory-mapped modules

PCI-20001C-2 Carrier Card

Same as PCI-20001C-1 but also includes 32 points digital I/O

Instrument Modules

PCI-20002M-1 Data Acquisition Module

16-channel single-ended analog input (8-channels differential

12-bit accuracy and resolution A/D converter

Programmable gain of 1, 10, 100, 1000

Computer control of gain, channel selection and initialization of conversion

Single-channel conversion time = 40µsec

PCI-20003M Series Analog Output Modules

12-bit resolution digital-to-analog converters

Scalable outputs

Voltage converters: 0-10V FS, ±5V FS, ±10V FS PCI-20003M-1: 1-channel voltage-output

-2: 2-channels voltage-output

PCI-20004M-1 Digital Input/Output Module

32 points, 4 groups, 8-bit bytes TTL compatible, fully buffered

PCI-20005M-1 Analog Input Expansion Module

(expands input channels available for PCI-20002M-1) Provides 32 additional single-ended analog input channels or 16 additional differential channels

Input Voltage Range: ±10V

Input Capacitance

Channel "ON": 30pF Channel "OFF": 5pF

"OFF" Input isolation: 65dB

PCI-20006 Series Analog Output Modules

16-bit digital-to-analog converters

Linearity 0.003% FSR

Slew Rate 10V/µsec

Settling Time 8µsec

Differential Linearity 0.006% FSR

PCI-20006M-1: 1-channel voltage-output

-2: 2-channels voltage-output

PCI-20007M-1 Counter, Timer, Pulse-Generator Module

Provides a stable time base for controlling data acquisition, frequency measurement, frequency generation, or event counting using a self-contained 8MHz clock

1 channel provides clock

4 channels can be used for:

Event counting

Frequency generation

Frequency measurement

Square-wave generation

Choice of Hardware-Retriggered Strobe or Software-Triggered Strobe

PCI-20017M-1 Sample/Hold Module (4 channels)

Simultaneous sample/hold with programmable gain Eliminates time-skew among channels

Gains of 1, 10, 100, 1000

Gain Error 0.1% at G = 1

Linearity Error 0.03% at G = 1

Slew Rate $0.2V/\mu$ sec (G = 1 to 100)

Frequency Response (small signal) 100kHz (G = 1)

Acquisition Time (to 0.01%) = 6µsec

Aperture Delay (over temperature) = 275nsec max

PCI-20019M-1 Analog Input Module

8 channel, high-speed, data acquisition, single-ended, highlevel analog input

12-bit resolution

Data Rate of 50kHz throughput to memory (software controlled)

Software control of multiplexer

Total conversion time 11.5µsec max

Jitter 200nsec max

Automatic input scan if desired

PCI-20020M-1 Trigger/Alarm Module

1-channel digital signal output indicates one of:

Input below programmed threshold

Input above programmed threshold

Input between programmed limits

Input outside of programmed limits

Threshold Voltages: Resolution of 8 bits Linearity of 0.5LSB

Hysteresis of 25mV, 10%

Input Range 10V (15V without damage)

Response Time (input to sync output) = 3.5μ sec max

PCI-20031M-1 Fast Expander-Sequencer Module

Expands input channels available for PCI-20002M-1 and/or

Provides 32 single-ended (16 differential), high-speed, analog input channels

Provides automatic scan of a random list of analog channels at a high throughput rate

Advances channels on command up to 128 entries

Advances channels on sync signals until a "last channel" flag identifies the end of a scan list

Termination Panels

PCI-20010T-1 16/8 Channel Analog Termination Panel

Space for 16 single-ended or 8 differential analog inputs

Provision for 4-20mA transmitters

Provision for thermocouples

Provision for user-supplied signal conditioning:

PCI-20011T-1 16-Channel Digital Termination Panel

Space for 16 digital inputs or outputs

Easy-to-use high density screw terminals

Provision for user-supplied signal conditioning

PCI-20018T-1 8-Channel Isolated Digital Termination Panel

Accept standard Crydom or OPTO-22 modules AC or DC inputs or outputs-same options as isolated digital rermination panels for PCI-3000 System

Software Support

PCI-20014S-1 BASIC Language Interface

PCI-20014S-2 "C" Language Interface

PCI-20014S-3 Turbo Pascal Language Interface

PCI-20014S-4 ASYST Scientific Software Interface

(used with ASYST I and/or ASYST II available from Macmillan Software Company)

PCI-20014S-5 IBM PC Combination Software Support Package (includes PCI-20014S-1, PCI-20014S-2, PCI-20014S-3, and PCI-20014S-4)

PGA102



Digitally-Controlled Programmable-Gain/Fast-Settling OPERATIONAL AMPLIFIER

FEATURES

- DIGITALLY-PROGRAMMABLE GAINS, X1, X10, X100
- LOW GAIN ERROR, 0.01%, max
- LOW GAIN DRIFT, 5ppm/°C, max
- LOW NONLINEARITY, 0.003%, max, 14-BIT
- FAST SETTLING, 2.8µsec, 0.01%, typ
- THREE INDEPENDENT INPUT CHANNELS WITH SEPARATE GAIN ADJUSTMENT
- LOW COST
- SMALL 16-PIN DIP PACKAGE

APPLICATIONS


- DATA ACQUISITION AMPLIFIER
- AUTORANGING AMPLIFIER UNDER COMPUTER CONTROL
- SUPER-ACCURACY, LOW COST, FIXED GAIN BLOCK
- TEST EQUIPMENT GAIN CONTROL
- PORTABLE INSTRUMENT GAIN SELECTION
- DATA LOGGING RANGING CONTROL
- 3-CHANNEL MULTIPLEXER

DESCRIPTION

The PGA102 is a precision digitally-programmable gain block. Its monolithic design permits low cost and high reliability. The user can select one of three gains (1, 10, 100), two of which are independently adjustable. The logic section has high input impedance and functions without a separate supply. Precision laser-trimmed offset and gains permit use without external adjustments. High performance

thin-film resistors with excellent temperature tracking assure low gain drift and excellent stability.

The fast 2.8µsec settling makes the PGA102 ideal for rapid channel scanning in data acquisition systems. Also the high accuracy is very beneficial in test equipment and instrumentation applications where programmable or fixed gain is required.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

ELECTRICAL

At ± 25 °C, $\pm V_{CC} = 15$ VDC unless otherwise specified.

	환경 화장 등 경기 등 생각이 밝		PGA102AG			PGA102BG/SG		
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
GAIN Inaccuracy ⁽¹⁾	$R_L = 2k\Omega$, $G = 1$ G = 10		±0.007 ±0.015	±0.02 ±0.03		±0.003 ±0.01	±0.01 ±0.02	% %
was to him to him and the	G = 10		±0.015 ±0.02	±0.05		±0.015	±0.025	70 %
vs Temperature	G = 1		±0.4	±5		10.0.0	-5.525	ppm/°C
V3 TOTAL COLO	G = 10		±2	±7		•	•	ppm/°C
	G = 100		±7	±20		•	•	ppm/°C
Nonlinearity	$R_L = 2k\Omega$, $G = 1$		±0.001	±0.003				% of FS
	G = 10		±0.002	±0.005				% of FS
	G = 100		±0.003	±0.01				% OT F3
RATED OUTPUT	$R_L = 2k\Omega$	±10	±12.5					v
Voltage Current	V _{OUT} = 10V	±5	±10		19.0%			mA
Short Circuit Current	V801 — 10V	±10	±25					mA
Output Resistance			0.01	4.5		•		Ω
Load Capacitance	For stable operation	and the Second Control of the Contro	2000					pF.
INPUT OFFSET VOLTAGE								
Initial ⁽²⁾	G = 1		±200	±500		±100	±250	μV
	G = 10		±70	±200		±50	±100	μ٧
	G = 100		±70	±200		±50	±100	μV μV/°C
vs Temperature	G = 1 G = 10		±5 ±1	±20 ±7				μV/°C
	G = 100	- 11- n 1	±0.5	±3			•	μV/°C
vs Supply Voltage	±5 < V _{CC} < ±18V		10.0					"" "
to dappi, railings	G = 1		±30	±70			•	μV/V
	G = 10	32 10 10	±8	±30			•	μV/V
	G = 100		±8	±30		1	•	μV/V
INPUT BIAS CURRENT								
Initial	T _A = +25°C		±20	±50		1 :		nA
Over Temperature	T _{Amin} to T _{Amax}		±25	±60		ļ		nA.
ANALOG INPUT CHARACTERISTICS					1		100	
Voltage Range	Linear operation	±10	±12					V
Resistance	Emea, operanon		7 × 10 ⁸			•		Ω
Capacitance			4			• 1		pF
INPUT NOISE	. The part of the same of the	da girar (karala 1997)	the Agraph Carrier		And the second			
Voltage Noise	$f_B = 0.1Hz$ to $10Hz$,	100				1000		
	G = 1	Humine racinati	4.5		Para Santa			μV p-p
	G = 10 G = 100		1.5 0.6					μV p-p
Voltage Noise Density	f ₀ = 1Hz, G = 1		490			•		nV/√H
Tonage Holde Belletty	G = 10		178					nV/√H
	G = 100	faktører	83		Professional Professional	and the second	Towns and	nV/√H
	f ₀ = 10Hz, G = 1	No. of the Control	155	Andrews Co.		1,000		nV/√H
	G = 10		56					nV/√H
	G = 100		20					nV/√H
	f _o = 100Hz, G = 1	9 1941 - 4 194	93		1	100		nV/√H
	G = 10		31	in a seri				nV/√H
	G = 100 $f_0 = 1kHz, G = 1$		18 79					nV/√H nV/√H
	G = 10		31	P	1			nV/√H
	G = 100		18		1			nV/√H
Current Noise	f _B = 0.1Hz to 10Hz		76		In the second			pA p-
Current Noise Density	fo = 1Hz	10. 3	8.8				la de la composición	pA/√H
	fo = 10Hz	A V	2.8		1000	• • •	photo in No	pA/√H
g e e angles e e é te	f ₀ = 100Hz	1000	0.99					pA/√H
	f _O = 1kHz		0.43	1	1			J pA/√H

ELECTRICAL (CONT)

			PGA102AG		F	GA102BG/SG		10.00
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
DYNAMIC RESPONSE					9 - 9 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -			
±3dB Bandwidth	Small signal, G = 1		1500	y 22 y 1 1 1 1 1 1		•		kHz
	G = 10		750				[1971] (198)	kHz
	G = 100		250		Property and			kHz
Full Power Bandwidth	$V_{OUT} = \pm 10V$, $R_L = 2k\Omega$		160			•		kHz
Slew Rate	$V_{\text{OUT}} = \pm 10 \text{V step},$		100					KIIZ
Cion nate	$R_L = 2k\Omega$	6	9					V/µse
Settling Time (0.1%)	V _{OUT} = 10V step, G = 1		1.6				100	μsec
Setting Time (0.176)	G = 10		2.2	4 %				
	G = 10 G = 100		5.2				4.5	μsec
O-Wine Time (0.010)								μsec
Settling Time (0.01%)	V _{OUT} = 10V step, G = 1		2.8			week Tools		μsec
	G = 10	ation for Figure	2.8		10.62			μsec
	G = 100		8.2		0 44.1	•		μsec
Overload Recovery	50% overdrive, G = 1	Professional Control	2.5			* * * * * * * * * * * * * * * * * * * *		μsec
Time, 0.1%	(see Performance Curve)							
CROSSTALK					100			
DC	±10V to both Off channels	1 2	-155					dB
60Hz	±10V to both Off channels		-144			•		dB
DIGITAL INPUT								100
CHARACTERISTICS	Albert de Arena de Laboratoria	1,5		* -		100		
Input "Low" Threshold	V _{II} (3) on pin 1 or 2							
	VIL OII PIII I OI 2		İ	VLTC + 0.8				٧
Input "Low" Current	V (3) 0	VLTC + 2	ł	1	1		- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	μΑ
Input "High" Threshold	V _H ⁽³⁾ on pin 1 or 2	VLIC + 2	1					V
Input "High" Current		100	0.1	1		•	•	μΑ
Logic Threshold Control	VLTC on pin 3	−V _{cc}		V _{cc} -4	•		•	V
Switching Time ⁽⁴⁾	Between channels		-1			•		μsec
POWER SUPPLY								
Rated Voltage			±15			•		VDC
Voltage Range		±5		±18		. 1	* * * * * * * * * * * * * * * * * * * *	VDC
Quiescent Current	$V_{OUT} = 0V$		±2.4	±3.3				mA
	No external load,							
	V _{OUT} = ±10V	a de la compa		±5.3				mA
TEMPERATURE RANGE							i i i i i i i i i i i i i i i i i i i	
Specification	Tamin to Tamax							
AG and BG grades	Amin to l'Amax	-25		+85		- · · · · · · · · · · · · · · · · · · ·		°C
SG grade		-25 -55	1	+125				°C
Operating		55		+125		1		°C
Storage		-65		+150	· · · · · · · · · · · · · · · · · · ·			°C
Thermal Resistance	θ_{JA}	l e e	100	1				°C/W

^{*}Same specification as AG grade.

NOTES: (1) Gain inaccuracy is the percent error between the actual and ideal gain selected. It may be externally adjusted to zero for gains of 10 and 100. (2) Offset voltage can be adjusted for any one channel. Adjustment affects temperature drift by approximately ±0.3µV/°C for each 100µV of offset adjusted. (3) Voltage on the logic threshold control pin, VLTC, adjusts the threshold for "Low" and "High" logic levels. (4) Total time to settle equals switching time plus settling time of the newly selected gain.


ABSOLUTE MAXIMUM RATINGS

Power Supply	±18V
Input Voltage Range, Analog	
Input Voltage Range, Digital	
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering 10 seconds)	+300°C
Output Short-Circuit Duration Co	ontinuous to Common
Junction Temperature	+175°C


PIN CONFIGURATION

1 '	16	+V _{cc}
2	15	Vout
3	14	NC*
4	13	-V _{cc}
5	12	OFFSET ADJUST
6	- 11	OFFSET ADJUST
7	10	GAIN ADJUST (X10)
8	9	GAIN ADJUST (X100)
	6 7	2 15 3 14 4 13 5 12 6 11 7 10

ORDERING INFORMATION




MECHANICAL




TYPICAL PERFORMANCE CURVES

T_A = 25°C, ±V_{CC} = 15VDC unless otherwise noted.



TYPICAL PERFORMANCE CURVES (CONT)



THEORY OF OPERATION

The PGA102 is a self-contained programmable-gain amplifier with digitally selectable gains of 1, 10, and 100.

A block diagram of the PGA102 is shown on the first page of this data sheet. The circuit contains three sections: (1) 3-channel switchable-input operational amplifier, (2) precision thin-film resistor network (R_1-R_6) , and (3) gain/channel select digital circuit.

Under control of the channel select circuitry, only one input stage $(A_1, A_2, \text{ or } A_3)$ is active at any time. The selected input stage steers input signals $(V_{INI}, V_{IN2}, \text{ or } A_3)$

 $V_{\rm IN3}$) to the output amplifier (A₄). At this time the unselected input stages are turned off by deactivation of their internal bias circuitry. Three different precision gains are produced by closing the feedback loop through the selected input stage. This unique feature of having each channel set to a specific gain allows the user more flexibility in applications. Low gain drift is achieved by the excellent tracking of the thin-film gain set resistors. The "trip point" on select pins I and 2 for changing channels, and hence gain, is set by the logic threshold control voltage on pin 3.

INSTALLATION AND OPERATING INSTRUCTIONS

Figure 1 shows proper power supply and signal connections. The supplies should be decoupled with $0.1\mu F$ capacitors as close to the package as possible. To avoid gain errors, connect ground as indicated, being sure to




FIGURE 1. Power Supply and Signal Connections.

minimize ground resistance. The PGA102 has a separate ground force and ground sense which virtually eliminate gain errors due to resistance in the common line. The gain error results from any resistance added in series with the internal junction of R₁, R₄, and R₅. Internally, wire bond resistance of 0.2Ω can cause a 0.02% error for gain of 10 and 0.2% error for gain of 100. By minimizing the current in the sense line, specified performance is achievable.

GAIN/CHANNEL SELECTION

Gain is chosen by digitally manipulating the voltage level on the X10 and X100 select pins as shown in Figure 2. The table in Figure 2 shows how to select a specific channel which has a gain of 1, 10, or 100. In this circuit, the logic threshold control has been grounded to give compatibility with TTL levels. However, this threshold can be set anywhere between $[-V_{CC} + 4V]$ and $[+V_{CC} - 2.6V]$ for compatibility with other logic such as CMOS.




FIGURE 2. Channel Selection for Ground-Referenced Logic Threshold (TTL-compatible).

In general, the logic state is determined by the voltage on pin 1 or pin 2 relative to the threshold control voltage on pin 3. The input high (V_{1H}) and low (V_{1L}) voltages to switch states are shown below:

Logic one, "1":
$$(V_{LTC} + 2V) < V_{IH} < +V_{CC}$$

Logic zero, "0": $(V_{LTC} - 5.6) < V_{IL} < (V_{LTC} + 0.8V)$

An external decoder and latch on the select lines may be added for operation in computer-controlled analog input/output systems.

OPTIONAL OFFSET ADJUSTMENT

The input offset voltage is laser trimmed and will not require user adjustment for most applications. However, pins 11 and 12 may be used to adjust the offset of the

active channel to zero as shown in Figure 3. This also affects the inactive channels (all offsets move as the potentiometer is adjusted). By compromising, the user can adjust for the average offset of all three channels using one potentiometer; or a compromise for just the X10 and X100 channels can be made, considering the unity gain channel's offset is insignificant for high-level inputs.

Figure 4 shows another approach to offset adjustment. An inexpensive CMOS switch (4016) may be used to independently connect the wipers of three potentiometers to $-V_{CC}$. Therefore, R_1 , R_2 , and R_3 adjust the offset of channels 1, 2, and 3 respectively.




FIGURE 3. Offset Adjustment.




FIGURE 4. Independent Offset Adjustment of Channels 1, 2, and 3.

OPTIONAL GAIN ADJUSTMENT

The initial gain accuracy has been internally laser trimmed to high precision, but can be adjusted. Figure 5 shows independent fine-gain adjustment of channels 2 and 3. This involves either paralleling the internal input resistors for gain up or the internal feedback resistors for gain down. External resistors R₂, R₃, R₅, and R₆ are chosen to trade off range and resolution. Channel 1's gain cannot be adjusted due to the internal zero feedback resistance.




FIGURE 5. Independent Fine Gain Adjustment of Channels 2 and 3.

For applications requiring gains other than 1, 10, or 100, the PGA102 can be gained up (Figure 6) or down (Figure 7). It is important to realize that the temperature drift of the external gain adjustment resistors will affect the total gain drift. This becomes more predominant as the gain is changed further from the factory-set specification. For example, with small adjustments (20% or so), a 30ppm/°C external resistor will add 6ppm/°C to the 10ppm/°C internal resistor ratio tracking. For large adjustment (50% or so), the effect becomes larger. The best that can be achieved is 25ppm/°C (the TCR of one internal resistor) when the external resistor has 0ppm/°C. Also when adjusting the X10 channel, keep the gain above 5 to assure frequency stability.

LAYOUT CONSIDERATIONS

Proper attention to layout is necessary to achieve the specified performance of the PG102. Major goals are to reduce crosstalk, noise pickup, noise coupled from the power supply, and gain errors.

Be certain to separate the runs for analog and digital grounds to avoid coupling of digital transients. To reduce gain errors, connect analog grounds with a ground plane or a low resistance star configuration. Properly using the PGA102 ground force and sense (see Figure I) assures the best performance, especially in high gains.




FIGURE 6. Gain Up Control.




FIGURE 7. Gain Down Control.

CROSSTALK

Crosstalk expresses the signal feedthrough from an OFF channel that appears at the active input. It is expressed in dB, which translates to a percent of the input signal applied to the OFF channel. Crosstalk increases with increasing frequency (see Typical Performance Curve). Best performance is achieved by keeping input lines short and band limiting if possible.

SETTLING TIME

The PGA102 is designed for applications requiring fast settling. Settling time is the time required, after the onset of a step input signal, for the output voltage to settle and remain within a specified error band around the final value. It is very important because it limits maximum channel scanning or throughput rate in multiplexed systems. Since the error increases with source resistance, keep sources < 10k Ω for best results.

INPUT OVERLOAD RECOVERY

Another important parameter in data acquisition systems is overload recovery, especially when high gain is selected. The PGA102's fast recovery limits delays in capturing input signals in the presence of large transients. Best results are obtained by clamping input overvoltages to less than 13V (see Typical Performance Curve).

TYPICAL APPLICATIONS

The PGA102 is ideal for auto-gain-ranging systems with many multiplexed input channels that must be scanned quickly. Its high gain accuracy and low temperature drift permit application where computer error correction is not available. In other cases, the PGA102 provides an inexpensive precision fixed gain block requiring no precision external components. An external decoder and latch allow the user flexibility to configure the system as desired. Figures 8 through 15 show application circuits.




FIGURE 8. Fast Settling Programmable-Gain Amplifier (Gain = 1, 10, 100).




FIGURE 9. Fast-Settling Programmable-Gain Amplifier (Gain = 2, 20, 200).




FIGURE 10. Three-Channel Separate Gain Amplifier.




FIGURE 11. Auto-Gain Ranging Instrumentation Amplifier for Data Acquisition.




FIGURE 12. Manually Controlled Gain-Ranging Amplifier for Portable Test Equipment.




FIGURE 13. Inverting Programmable Amplifier.
Summing Junctions Can Be Used for Offsetting.




FIGURE 14. Precision Programmable Voltage Reference.




FIGURE 15. Fast Instrumentation Amplifier.

POWER PLUS POWER SUPPLIES

		●PC	WEH PLUS S	SERIES (all ne	w products)	Adrian satisfies			
			Single	e or Dual Out	put				
	Input Voltage	Output Voltage	Output Current (mA) by Series Type						
Model	(VDC)	(VDC)	PWR 1xx	PWR 2xx	PWR 3xx	PWR 4xx	PWR 5xx	PWR 6xx	PWR 7x
PWR x00	5	5	90	300	200	600	200	400	1000
x01		12	38	125	84	250	84	167	417
x02	9.77%	15	30	100	67	200	67	134	334
x03		±5	±45	±150	±100	±300	±100	±200	±500
x04		±12	±19	±63	±42	±125	±42	±84	±209
x05		±15	±15	±50	±34	±100	±34	±67	±167
PWR x06	12	5	90	300	200	600	200	400	1000
x07		12	38	125	84	250	84	167	417
x08		15	30	100	67	200	67	134	334
x09		±5	±45	±150	±100	±300	±100	±200	±500
x10		±12	±19	±63	±42	±125	±42	±84	±209
x11		±15	±15	±50	±34	±100	±34	±67	±167
PWR x12	15	5	90	300	200	600	200	400	1000
x13		12	38	125	84	250	84	167	417
x14		15	30	100	67	200	67	134	334
x15		±5	±45	±150	±100	±300	±100	±200	±500
x16		±12	±19	±63	±42	±125	±42	±84	±209
×17		±15	±15	±50	±34	±100	±34	±67	±167
PWR x18	24	5	90	300	200	600	200	400	1000
x19		12	38	125	84	250	84	167	417
x20		15	30	100	67	200	67	134	334
x21		±5	±45	±150	±100	±300	±100	±200	±500
x22		±12	±19	±63	±42	±125	±42	±84	±209
x23		±15	±15	±50	±34	±100	±34	±67	±167
PWR x24	28	5	90	300	200	600	200	400	1000
x25		12	38	125	84	250	84	167	417
x26		15	30	100	67	200	67	134	334
x27		±5	±45	±150	±100	±300	±100	±200	±500
x28		±12	±19	±63	±42	±125	±42	±84	±209
x29		±15	±15	±50	±34	±100	±34	±67	±167
PWR x30	48	5	90	300	200	600	200	400	1000
x31		12	38	125	84	250	84	167	417
x32		15	30	100	67	200	67	134	334
x33		±5	±45	±150	±100	±300	±100	±200	±500
x34		±12	±19	±63	±42	±125	±42	±84	±209
x35		±15	±15	±50	±34	±100	±34	±67	±167

		Triple Output				
		Output Ch	annel 1	Output Channel 2		
Model	Input Voltage (VDC)	Voltage (VDC)	Current (mA)	Voltage (VDC)	Current (mA)	
PWR 800 PWR 801	5	5	250	±12 ±15	±156 ±125	
PWR 802 PWR 803	12	5	250	±12 ±15	±156 ±125	
PWR 804 PWR 805	15	5	250	±12 ±15	±156 ±125	
PWR 806 PWR 807	24	5,	250	±12 ±15	±156 ±125	
PWR 808 PWR 809	28	5	250	±12 ±15	±156 ±125	
PWR 810 PWR 811	48	5	250	±12 ±15	±156 ±125	





PWR71

ISOLATED DC/DC CONVERTER Four Isolated Channels - Dual, Unregulated Outputs 3 WATTS RATED OUTPUT POWER

FEATURES

- TESTED IN COMPLIANCE WITH UL544
- OUTPUT POWER TO 3 WATTS
- HIGH ISOLATION VOLTAGE 1000VPEAK
- SIX-SIDED SHIELDING
- INPUT AND OUTPUT FILTERING
- LOW PROFILE PACKAGE 0.4" HIGH

APPLICATIONS

- SPOT REGULATOR
- POWER FOR DATA ACQUISITION, OP AMPS, ETC.
- PROCESS CONTROL
- PORTABLE EQUIPMENT
- TEST EQUIPMENT

DESCRIPTION

The PWR71 is a four-channel, dual-output, unregulated DC/DC converter designed for general purpose power conversion applications where high efficiency is more important than load regulation.

The PWR71 has four isolated plus and minus output voltages approximately equal to the magnitude of the input voltage. It operates over an input voltage range of 10VDC to 18VDC. Rated output current for the PWR71 is 25mA per output or a total of 200mA for all outputs.

Isolation voltage between the input and any of the four output circuits is $1000 V_{PK}$ continuous. This same isolation specification applies between any of the four dual outputs.

A continuous connection between an output and its common will not damage the PWR71. Short circuit protection is accomplished by using power MOSFETs in the PWR71 input circuitry.

Six-sided shielding suppresses electromagnetic radiation which could disturb sensitive analog measurements or interfere with system timing signals. Filtering the PWR71 input and outputs minimizes the effects of electrical noise on the source and loads of the converter.

Each PWR71 is tested in compliance with UL544, VDE750, and CSA C22.2 dielectric withstand specifications. In addition, barrier leakage current is 100% tested.

International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491


SPECIFICATIONS

ELECTRICAL

At T_A = +25°C, +V_{IN} = 15VDC, and I_{OUT} = ±25mA unless otherwise noted.

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNITS
INPUT		3.	•		
Rated Voltage			15		VDC
Voltage Range		10		18	VDC
Input Current	ILOAD = 0		50		mA
	I _{LOAD} = Rated Load		280	375	mA
Ripple Current	ILOAD = 0		30		mA, pk
	ILOAD = Rated Load		. 80		mA, p-p
ISOLATION	Ratings apply input-to-output and channel-to-channel		100		
Rated Voltage	60 sec, 60 Hz, 3000 V _{PK}	1000			VDC
Resistance	and the second s	a Augensein	10G		Ω
Capacitance		1000	10		ρF
Leakage Current	V _{ISO} = 240VAC, 60Hz			3	μA
OUTPUT					
Rated Voltage	보기 하는 경험 등이 되고 있는 사람들이		±15		VDC
Voltage Range	lour = No Load	±15		±18	VDC
	lout = Rated Load	±14.25		±15.75	VDC
Rated Power	그 나는 전기가 화가하다 가고 있다.	3			Watts
Rated Current	Each output	±25		Secretary section	mA
	Total of all outputs	200			mA
Current Range	Each output	0		+40	mA
	Total of all outputs	0		500	mA
Line Reguation	10VDC ≥ V _{IN} ≥ 18VDC		1.08	1	V/V
Load Regulation	0mA ≥ ILOAD ≥ 25mA		35		mV/mA
Ripple Voltage	ILOAD = 0		±10	1	mV, pk
And the second s	I _{LOAD} = Rated Load		-	±100	mV, pk
TEMPERATURE					
Specification		-25		+85	°C
Operating		-40		+100	°C
Storage		-55		+125	°C


MECHANICAL




ABSOLUTE MAXIMUM RATINGS

Input Voltage	18VDC
Output Current	500 mA
Output Short-Circuit DurationC	ontinuous


TYPICAL PERFORMANCE CURVES



TYPICAL APPLICATIONS



CONNECTION DIAGRAM







PWR74

ISOLATED DC/DC CONVERTER Two Isolated Channels - Dual, Unregulated Outputs OUTPUT POWER TO 3 WATTS

FEATURES

- TESTED IN COMPLIANCE WITH UL544
- OUTPUT POWER TO 3 WATTS
- HIGH ISOLATION VOLTAGE 1500VPEAK
- SIX-SIDED SHIELDING
- INPUT AND OUTPUT FILTERING
- LOW PROFILE PACKAGE 0.4" HIGH

DESCRIPTION

The PWR74 is a two-channel, dual-output DC/DC converter designed for general purpose power conversion applications where high efficiency is more important than load regulation.

The PWR74 provides two isolated plus and minus output voltages approximately equal to the input voltage magnitude. It operates over an input voltage range of 10VDC to 20VDC. Isolation voltage is a minimum of 1500 V_{PK}.

APPLICATIONS


- SPOT REGULATOR
- POWER FOR DATA ACQUISITION, OP AMPS, ETC.
- PROCESS CONTROL
- PORTABLE EQUIPMENT
- TEST EQUIPMENT

Six-sided shielding suppresses electromagnetic radiation which could disturb sensitive analog measurements or interfere with system timing signals. Input filtering minimizes reflected ripple current. Output ripple voltage and switching transients are reduced by filtering the PWR74 outputs.

Momentarily connecting an output pin to its output common will not damage the PWR74. Short-circuit protection is accomplished by using power MOSFETs in the PWR74's input circuitry.

The PWR74 is tested in compliance with UL544 dielectric withstand voltage requirements for primary circuits.

SIMPLIFIED CIRCUIT DIAGRAM




International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

ELECTRICAL

At T_A = +25°C, +V_{IN} = 15VDC, and I_{OUT} = ±25mA unless otherwise noted.


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
INPUT			. 6		4.5
Rated Voltage			15		VDC
Voltage Range		10		20	VDC
Input Current	lout = No Load		55	75	mA
	lout = Rated Load		155	175	mA
Ripple Current	lout = No Load		80		mA, p.p
	lout = Rated Load		100		mA, p.p
ISOLATION	Ratings apply input-to-output and channel-to-channel	Service Augusta			
Rated Voltage	60 sec, 60 Hz, 4000 V _{PK}	1500		\$100 A.	VPK
Resistance			10G		Ω
Capacitance			12		pF
Leakage Current	V _{ISO} = 240VAC, 60Hz			2	μΑ
OUTPUT		value in the			
Rated Voltage	-25°C ≤ T _A ≤ +85°C		±15		VDC
Voltage Accuracy				5	%
Rated Current	-25°C ≤ T _A ≤ +85°C		±25		mA
Current Range		0		±50	mA
Line Reguation	10VDC ≥ V _{IN} ≥ 20VDC		1.15		V/V
Load Regulation	±5mA ≥ lour ≥ ±25mA		18	1	mV/mA
Ripple Voltage	louτ = ≥ No Load		20		mV, p.p
	lout = ≥ Rated Load		40	100	mV, p.p
TEMPERATURE					
Specification		-25	la sa	+85	°C
Operating		-55	1000	+125	°C
Storage		-65		+150	°C



ABSOLUTE MAXIMUM RATINGS

Input Voltage		20VDC
	•	
Output Short-Circuit Du	ration	45 Seconds


MECHANICAL



В	1.075	1.175	27.31	29.85
С	.350	.420	8.89	10.67
D	.018	.022	0.46	0.56
G	.100 E	ASIC	2.54	BASIC
н	.085	.175	2.16	4.45
K	.150	.350	3.81	8.89
L	.900 B	.900 BASIC		BASIC
P	.500 B	ASIC	12.7	BASIC
R	.085	.175	2.16	4.45

Weight: 15 gm. (0.53 oz.) Grid: 2.50mm (0.10")


CONNECTION DIAGRAM



SCADAR SERIES 10

Supervisory Control and Data Acquisition Remote

SCADAR Series 10 is a compact, rugged supervisory control and data acquisition system for local and remote monitoring and control applications. Intelligent and self-contained, Series 10 is a single-board microcomputer system complete with CPU, memory, power supply, and I/O. It is easily interfaced to any host computer through standard communications techniques, and is ideal for remote monitoring and control installations that require low power. The packaging is designed to allow expansion I/O and intelligence for conditioning I/O via plug-in modules. Field I/O connections are made via screwdriver-locked terminations. Two-piece pluggable terminal blocks integral to the base board and I/O modules allow removal of I/O modules and base board electronics without disturbing field connections. SCADAR Series 10 is available in attractive desk-mount or wall-mount general-purpose housings for control-room applications. Series 10 is also available packaged in NEMA-4 enclosures for use in harsh environments.



Spec Sheet Effective Supersedes MM20-10 10/15/84 None

DESCRIPTION

MM20-10 is a MOS-multiplexed analog (input only) module. Eight differential channels are provided, each with a detection range of ±10VDC and overvoltage protection to ±16VDC. Analog inputs are auto-zeroed to correct for input zero drift. All channels include autoranging which allows high level inputs (1-5VDC, 4-20mADC) and low level inputs (mV, RTD, thermocouple), to be intermixed on the same module. High level current inputs require turnover resistors at the field terminations. Sensor "fail-detection" is standard; jumperselects provide full action "upscale" or "downscale". Input circuitry is designed to meet the IEEE-472 "surge-withstand" specifications.


MM20-10 Analog Input Modules self-configure to the Series 10 baseboard and may be installed at any of the four module positions. Each module is fitted with a two-piece pluggable terminal block and header for field signal interface. The two-piece construction allows removal of input modules without disturbing field connections.

SPECIFICATIONS

Number of inputs	Eight differential
Input signal range	
Max input voltage	
Input filter	
Common-mode rejection	80dB minimum
Programmable-gain amplifier gai	
Thermocouple	
compensator On-boar	d ambient temperature
sensor for compensation	
Accuracy at +25°C	0.2% full scale range

ORDERING INFORMATION

Specify quantity required and part number MM20-11. Add suffix "L" or "R" to indicate field wiring termination—LOCAL at module or via REMOTE termination assemblies.



MM20-10 Analog Input/Output Module.

FIELD PINOUTS

Pin No.	Use	Pin No.	Use	
1	Analog ground	17	Channel 5 shield	
2	Analog ground	18	Channel 6 + in	
3	Channel 1 + in	19	- in	
4	— in	20	shield	
5	shield	21	Channel 7 + in	
6	Channel 2 + in	22	- in	
7	- in	23	shield	
8	shield	24	Channel 8 + in	
9	Channel 3 + in	25	— in	
10	- in	26	shield	
11	shield	27	Unused	
12	Channel 4 + in	28	Unused	
13	- in	29	Unused	
14	shield	30	Unused	
15	Channel 5 + in	31	Unused	
16	-in	32	Unused	

Spec Sheet Effective Supersedes MM20-11 10/15/84 None

ANALOG INPUT/OUTPUT MODULE

DESCRIPTION


MM20-11 is a MOS-multiplexed analog input/output module. Eight differential (input) channels are provided, each with a detection range of ±10VDC and overvoltage protection to ±16VDC. Analog inputs are auto-zeroed to correct for input zero drift. All channels include autoranging, which allows high level inputs (1-VDC, 4m-20mADC) and low level inputs (mV, RTD, thermocouple) to be intermixed on the same module. High level current inputs require turnover resistors at the field terminations. Sensor fail-detection is standard; jumperselects provide full action "upscale" or "downscale". Input circuitry is designed to meet the IEEE-472 "surge-withstand" specifications.

Two analog output channels are provided, each with 12-bit digital-to-analog converters (DACs) which generate voltage and current outputs. These outputs are scaled at 1-5VDC and 4-20mADC with $\pm 10\%$ overrange and underrange capability. The output circuitry is designed to meet the IEEE-472 surge-withstand specification. A watchdog timer activates upon communication from the baseboard processor to assure "fail-safe" operation of outputs. The "fail-safe" modes are jumpered to provide full upscale, zero scale, or last set value upon timeout of the watchdog.

MM20-11 Analog Input/Output Modules self-configure to the Series 10 baseboard and may be installed at any of the four module positions. Each module is fitted with a two-piece pluggable terminal block and header for field signal interface. The two-piece construction allows removal of input modules without disturbing field connections.

SPECIFICATIONS

Number of inputs Eight differential
Input signal range ±10VDC
Max input voltage ±16VDC
Input filter 2-pole, 60dB at 60Hz
Common-mode rejection 80dB minimum
Programmable-gain amplifier gains 1, 8, 64, 512
Thermocouple
compensator On-board ambient temperature
sensor for compensation
• · · · · · · · · · · · · · · · · · · ·
sensor for compensation Accuracy at 25°C



MM20-11 Analog Input/Output Module.

FIELD PINOUTS

Pin No.	Use	Pin No.	Use
1	Analog ground	17	Channel 5 shield
2	Analog ground	18	Channel 6 + in
3	Channel 1 + in	19	— in
4	— in	20	shield
5	shield	21	Channel 7 + in
6	Channel 2 + in	22	- in
7	— in	23	shield
8	shield	24	Channel 8 + in
9	Channel 3 + in	25	$=$ in \mathbb{R}^{n}
10	— in	26	shield
11	shield	27	Channel 1 output I/V ⁽¹⁾
12	Channel 4 + in	28	analog ground
13	— in	29	Channel 2 output I/V ^{f1)}
14	shield	30	analog ground
15	Channel 5 + in	31	EXTV+(2)
16	- in	32	EXTV- (analog ground)

NOTES: (1) On-board jumper selects I or V output. (2) EXTV+ is used when analog output voltage/current is accomplished from an external source. (Normal power is supplied from the system +12VDC supply.) A jumper change on the MM20-11 module is required to use EXTV+.

ORDERING INFORMATION

Specify quantity required and part number MM20-11. Add suffix "L" or "R" to indicate field wiring terminations—LOCAL at module or via REMOTE termination assemblies.

DATA ACQUISITION AND CONTROL SYSTEMS DIVISION • 3631 E. 44th Street, Tucson, Arizona 85713 / Telephone: [602] 747-0711 / TWX: 910-852-1115


DISCRETE I/O and PULSE INPUT MODULE

DESCRIPTION

MM20-40 Discrete Input/Output and Pulse Input Modules provide a combination of digital inputs, digital outputs, and pulse inputs. These modules self-configure to the Series 10 baseboard and may be installed at any of the four module positions. Each module is fitted with a two-piece pluggable terminal block and header for field signal interface. The two-piece construction allows removal of input modules without disturbing field connections.

Four channels of optically-isolated, contact-debounced circuits are provided for discrete inputs. The contact debounce circuit provides a hardware response to a positive transition of an input (contact closure) within Imsec of its occurrence. A negative transition of the input (contact opening) is sensed after 100msec of occurrence, thereby eliminating false signals due to bouncing of mechanical contacts. The debounce circuit may be disabled by a jumper-select. Discrete inputs are jumperselectable to respond to low voltage (TTL) or higher voltage (24V) input signals. A 24VDC wetting source is provided for dry contacts. A diagnostic LED is inherent to each channel. The LED is lighted when the field input current is sufficient to indicate a "logic-one" status (opto-isolator turned on). All inputs are protected against surges, short circuits, and reverse polarities of field wiring.

Four channels of discrete outputs are provided by unisolated power transistors capable of sinking up to 400mA. Outputs may be continuous or momentary (software-selectable). A watchdog timer activates upon communications from the baseboard processor to assure "fail-safe" operation of outputs. The "fail-safe" modes are jumpered to allow a high or low impedance state upon timeout of the watchdog. (This selected state is also assumed during system power-up and reset. The hard-



MM20-40 Discrete Input/Output and Pulse Input Module

ware is designed with read-backs for each output transistor. One diagnostic LED is provided for each channel. The LED is lighted when the output transistor is ON (low).

Pulse inputs are accomplished via five channels of optically-isolated, contact-debounce circuits. The contact-debounce circuits are identical to those specified for the discrete inputs. Jumper-selects allow TTL or 24V inputs. A 24V wetting source is provided for dry contacts. All inputs are protected from surges, short circuits, and reverse polarities of field wiring. The pulse circuits may be independently configured via software as frequency or accumulator channels. Maximum frequency is 20kHz. The accumulator software allows incrementation on either the "open" or "close" transitions. Register overflows interrupt the processor system, allowing overflows to be counted and extending accumulation range to 24 bits per channel.

SPECIFICATIONS

SPECIFICATIONS
Number of discrete inputs Four
Input voltage 0-15VDC, 0-80VDC
Reverse polarity protection
0-15V 1.2V clamp at IA max
0-80V 80VDC continuous
그런 그림 그 그 그는 그는 이 없이 그는 그 그림 그림을 하는 것은 사람들이 그리는 사람들이 가장 하는 그리 깨끗했다.
Input impedance $0-15V$
0-80V
Channel/channel isolation 300V peak
Channel/bus isolation 1200V
Channel/bus isolation
Contact debounce
(selectable on/off) Imsec response,
100msec recovery
Contact wetting voltage
Diagnostics LED per channel ON indicates
Diagnostics LED per channel, ON indicates presence of field input current
Surge protection Designed to meet IEEE-472
surge-withstand specification
Number of Discrete Outputs Four
Type of output Current sink,
momentary or continuous
Output current rating at +25°C 400mA
(derate above +25°C) 3.33mA/°C
Output voltage rating 80VDC max
Reverse polarity protection 1.2V clamp at 1A max
Diagnostics LED per channel,
ON indicates output ON (low).
Hardware readback from output transistor.
Surge Protection Designed to meet IEEE-472
surge-withstand specification
Number of Pulse Inputs Five
Accumulator register size 24 bits each
Frequency range 20kHz max (debounce off)
Input voltage (jumper-selectable) 0-15VDC
or 0-80VDC
Reverse polarity protection
0-15V 1.2V clamp at 1A max
0-80V 80VDC continuous
Input Impedance
Input Impedance 0 -15V
0-80V
Channel/channel isolation
Channel/bus isolation
(60-second test at 2300V)
(00 555515 1551 46 2500)

Contact debounce	lmsec response,
(selectable oil/oil)	100msec recovery
Surge protection	Designed to meet IEEE-472
	surge-withstand specification
Contact wetting voltage (protected) +24VDC

FIELD PINOUTS

Pin No.	Use			
1	+24V Source ⁽¹⁾			
2	+24V Return			
3	+24V Return			
4	D/I Channel 1 + In ⁽²⁾			
5	— In			
6	Channel 2 + In			
7	= in			
8	Channel 3 + In			
9	— In			
10	Channel 4 + In			
11	− In			
12	D/O Channel 1 Output (sink)			
13	Return (gnd)			
14	Channel 2 Output (sink)			
15	Return (gnd)			
16	Channel 3 Output (sink)			
17	Return (gnd)			
18	Channel 4 Output (sink)			
19	Return (gnd)			
20	P/I Channel 1 + In ⁽²⁾			
21	– In			
22	Channel 2 + In			
23	$-\ln g = -1$			
24	Channel 3 + In			
25	– In			
26	Channel 4 + In			
27	— In			
28	Channel 5 + In			
29	o programa, se di saj o in la pagasa di sajora di sa			
30	+24V Return			
31	+24V Return			
32	+24V Source ⁽¹⁾			

NOTES: (1) +24V output is provided to supply wetting current for the discrete inputs and pulse inputs. This is a current limited, transient protected +24V power supply. (2) All inputs are optically isolated and surge protected.

ORDERING INFORMATION

Specify quantity required and part number MM20-40. Add suffix "L" or "R" to indicate field wiring termination—local at module or via remote termination assemblies.





SHC5320

High Speed Bipolar Monolithic SAMPLE/HOLD AMPLIFIER

FEATURES

- 1.5µsec max ACQUISITION TIME TO 0.01%
- 250nsec max HOLD MODE SETTLING TIME
- 0.5µV/µsec max DROOP RATE AT +25°C
- TWO TEMPERATURE RANGES: 0°C to +75°C (KH) -55°C to +125°C (SH)
- FULL DIFFERENTIAL INPUTS
- INTERNAL HOLDING CAPACITOR
- 14-PIN CERAMIC DIP PACKAGE


DESCRIPTION

The SHC5320 is a bipolar monolithic sample/hold circuit designed for use in precision high-speed data acquisition applications.

The circuit employs an input tranconductance amplifier capable of providing large amounts of charging current to the holding capacitor, thus enabling fast acquisition times. It also incorporates a low leakage analog switch and an output integrating amplifier

with input bias current optimized to assure low droop rates. Since the analog switch always drives into a load at virtual ground, charge injection into the holding capacitor is constant over the entire input voltage range. As a result, the charge offset (pedestal voltage) resulting from this charge injection can be adjusted to zero by use of the offset adjustment capability. The device includes an internal holding capacitor to simplify ease of application; however, provision is also made to add additional external capacitance to improve the output voltage droop rate.

The SHC5320 is manufactured using a dielectric isolation process which minimizes stray capacitance (enabling higher-speed operation), and eliminates latch-up associated with substrate SCRs. The SHC5320KH features fully specified operation over the temperature range of 0°C to +75°C, while the SHC5320SH operates over the temperature range of -55°C to +125°C. The device requires ±15V supplies for operation, and is packaged in a reliable 14-pin ceramic dual-in-line package.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

ELECTRICAL

At +25°C, rated power supplies, gain = +1, and with internal holding capacitor, unless otherwise noted.

MODEL		SHC5320KH			SHC5320SH		
	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS							
ANALOG						T No. 1	1.00
Voltage Range	±10			•			V
Common-Mode Range	±10	La		•			V
Input Resistance	1	5			•		MΩ
Input Capacitance			3		8 4 N. <u>2.</u> 5 N		pF
Bias Current		±100	±300		±70	±200	nA.
Bias Current Over Temperature Range		100	±300			±200	nA
Offset Current Offset Current Over Temperature Range		±30	±300 ±300			±100	nA
			1300			±100	nA .
DIGITAL (over temperature range)							
V _{IH} (Logic "1")	2.0						V
V _{IL} (Logic "0")			0.8				V
I _{IH} (V _I = +5V)		land the land	0.1	1 5 5 5 6			μA μA
I _{IL} (V _I = 0V) Logic "0" = SAMPLE		anger of girls	J. 100 100 100 100 100 100 100 100 100 10				μ^
Logic "1" = HOLD							1
OUTPUT CHARACTERISTICS							
	± 10	T	I.	T		T	Tv
Voltage Range Current	±10 ±10					1	mA.
Output Impedance (Hold Mode)		1	Brown, Ash		•	First State	Ω
Capacitance Load for Stability		300			• 1	1 - 1 - 1 - 1 - 1	pF
Noise, DC to 10MHz: Sample Mode		125	200	1 2 254		* * * * * * * * * * * * * * * * * * *	μV rms
Hold Mode		125	200		•		μV rms
DC ACCURACY/STABILITY					Algorithm (Algorithm)	ali deservi	
Gain, Open Loop, DC	3×10^5	2 × 10 ⁶		10 ⁶			V/V
Input Offset Voltage		±0.5			±0.2		mV
Input Offset Voltage Over Temperature Range			±1.5			±2	mV
Input Offset Voltage Drift		±5	±20		•	±15	μV/°C
CMRR ⁽¹⁾	72	90		80	•	t extra section	dB
Power Supply Rejection ⁽²⁾ : +V _{cc} -V _{cc}	80 65		and the				dB dB
HOLD-TO-SAMPLE MODE DYNAMIC CHARAC		<u> </u>	1				1 05
Acquisition Time, A = -1, 10V Step ⁽³⁾ :	TERISTICS		T	T		T TOTAL	1
to ±0.01%		1	1.5				μsec
to ±0.1%		0.8	1.2				μsec
SAMPLE MODE		1					1 2000
Gain-bandwidth Product (Gain = +1) ⁽⁴⁾ :			Τ	T		T	T
CH = 100pF		2			•		MHz
Сн = 1000pF		180	la terre		•		kHz
Full Power Bandwidth ⁽⁵⁾		600			•	1	kHz
Slew Rate ⁽⁶⁾		45					V/μsec
Rise Time (4)		100	- T		•		nsec
Overshoot ⁽⁴⁾	now of	15					%
SAMPLE-TO-HOLD MODE DYNAMIC CHARAC	TERISTICS	Charles All Spirit					o de la segui e seguindo
Aperture Time ⁽⁷⁾		25			e e e <u>t</u> arre		nsec
Effective Aperture Time	-50	-25 0.3	0				nsec
Aperture Uncertainty (Aperture Jitter) Charge Offset (Pedestal) ⁽⁸⁾ (adjustable to zero)		0.3	l				nsec mV
Charge Transfer ⁽⁸⁾		0.1	0.5				pC
Sample-to-Hold Transient Settling Time		lana Ti				1	1 00
to ±0.01% of FSR		165	250		•	•	nsec
HOLD MODE							
Droop ⁽⁸⁾		0.08	0.5		•		μV/μsec
Droop at Maximum Temperature		1.2	100		17		μV/μsec
Drift Current ^{rei}		8	50			1 .	pΑ
Drift Current at Maximum Temperature		0.12	10		1.7		nA
Feedthrough, 10V p-p, 100kHz sinewave		2	L		L		mV
POWER SUPPLIES		1 145	1 140	Т.		1	- 13.5° 11.
+Vcc -Vcc	+14.5 -14.5	+15 -15	+16 16				V
+I _{cc} (+V _{cc} = 15V) ⁽⁹⁾	14.5	11	13	1		1	mA
+lcc (+Vcc = 15V) -lcc (-Vcc = 15V) ⁽⁹⁾							

ELECTRICAL (CONT)

MODEL		SHC5320KH			SHC5320SH		
	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
TEMPERATURE RANGE					The water of the control of the cont	¥4000 m	
Specification Storage	0 -65		+75 +150	-55 •		+125	ဗိ
PACKAGE		ermetic Ceramic		н	ermetic Ceram	ic	
PRICING							
1-24 25-99 100-249		13.40 11.60 9.80			61.00 52.75 44.70		\$ \$ \$

^{*}Specification same as grade to the left.

NOTES: (1) $V_{CM}=\pm5$ VDC. (2) Based on a ±0.5 V swing for each supply with all other supplies held constant. (3) $V_0=10$ V step, $R_L=2k\Omega$, $C_L=50$ pF. (4) $V_0=20$ 0mV p-p, $R_L=2k\Omega$, $C_L=50$ pF. (5) $V_{IN}=20$ V p-p, $R_L=2k\Omega$, $C_L=50$ pF, unattenuated output. (6) $V_0=20$ V step, $V_0=20$ V

ABSOLUTE MAXIMUM RATINGS(1)


Input Voltage	Actual Supply Voltage
Differential Input Voltage	±24V
Digital Input Voltage	+8V, -15V
Output Current, continuous(2)	±20mA
Internal Power Dissipation	450mW
Storage Temperature Range	65°C < T _A < +150°C
Output Short-circuit Duration(3)	Momentary to Common
Lead Temperature (soldering, 10 :	seconds) 300°C

NOTES: (1) Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied. (2) Internal power dissipation may limit output current to less than +20mA (3) WARNING: This device cannot withstand even a momentary short circuit to either supply.


PIN ASSIGNMENTS

Pin 1	-Input	14	Mode Control
2	+Input	13	Supply Common
3	Offset Adjust	12	NC
4	Offset Adjust	11	External Hold Capacito
5	-V _{cc}	10	NC
6	Reference Common	9	+V _{cc}
7	Output	8	Bandwidth Control

CONNECTION DIAGRAM




MECHANICAL



TYPICAL PERFORMANCE CURVES

± Vcc 15V



DISCUSSION OF SPECIFICATIONS

WHAT IS A SAMPLE/HOLD AMPLIFIER?

A sample/hold amplifier (also sometimes called a trackand-hold amplifier) is a circuit that captures and holds an analog voltage at a specific point in time under control of an external circuit, such as a microprocessor. This type of circuit has many applications; however, its primary use is in data acquisition systems which require that the voltage be captured and held during the analog-todigital conversion process. Use of a sample/hold effectively increases the bandwidth of a data acquisition system by a significant amount. For further discussion of this capability, refer to "Signal Digitization" in the Applications section of this data sheet.

The ideal sample/hold amplifier in its simplest form contains four primary components as illustrated in Figure 1, although in actual practice they may not be internally connected exactly as shown. Amplifier A₁, the input

buffer; provides a high impedance load to the source circuit and supplies charging current to the holding capacitor C_H . Switch S_1 opens and closes under external control to gate the buffered input signal to the holding circuit or to remove it so that the most recently sampled signal will be held. Amplifier A_2 serves to present a high impedance load to the holding capacitor and to provide a low impedance voltage source for external loads. A




FIGURE 1. Ideal Sample/Hold Amplifier.

minimum of three terminals are provided for the user: input, output, and mode control (or sample/hold control). When S_1 is closed, the output signal follows the input signal, subject to errors imposed by amplifier bandwidth and other errors as discussed below. When S_1 is opened, the voltage stored on the holding capacitor will be held indefinitely (in the ideal case), and will appear at the output of the circuit until S_1 is again closed under command of the mode control signal.

The following discussion of specifications covers the critical types of errors which may be experienced in applications of a sample/hold amplifier. These errors are depicted graphically in Figure 2, and in the Typical Performance Curves.




FIGURE 2. Illustration of Sample/Hold Specifications.

Acquisition Time is the time required for the sample/hold output to settle within a given error band of its final value after the sample mode is initiated. Included in this time are effects of switch delay time, slew rate of the buffer amplifier, and settling time for a specified change in held voltage value. Slew rate limitations of the buffer amplifier will cause actual acquisition time to be highly dependent on the amplitude of the voltage to be acquired, relative to the value already held by the capacitor. Therefore, proper specification of sample/hold amplifier performance includes definition of both output value step size and required error band accuracy.

Aperture Time (or aperture delay time) is the time required for switch S_1 to open and remove the charging signal from the capacitor after the mode control signal has changed from "sample" to "hold". This time is measured from the 50% point of the Hold mode transition to the time at which the output stops tracking the input. This parameter is very important in applications for which the input signal is changing very rapidly when the Hold mode is initiated.

Effective Aperture Time is the difference in propagation delay times of the analog signal and the mode control signal from their respective input pins to switch S_1 . This time may be negative, zero, or positive. A negative value indicates that the mode control propagation delay is shorter than the analog propagation delay, with the result that the analog value present on the capacitor at the time the switch opens occurred earlier than the appli-

cation of the mode control signal by the amount of the effective aperture delay time.

Aperture Uncertainty (or aperture jitter) is the variation observed in the aperture time over a large number of observations. This parameter is important when the analog input is a rapidly changing signal, as aperture uncertainty contributes to lack of knowledge (at the output) about the true value of the input at the precise time the Hold mode is initiated. The maximum input frequency for a given acceptable error contribution due to aperture uncertainty is

$f_{max} = Maximum Fractional Error / 2\pi t_u$

where Maximum Fractional Error (MFE) is the ratio of the maximum allowable error voltage to peak voltage, and t_u is the aperture uncertainty time. For a bipolar $\pm 10 \text{V}$ signal and a maximum uncertainty error of 1/2 LSB in a 12-bit system, the MFE is equal to $1/2 \text{LSB} \div \text{V}_{\text{PEAK}} = 2.44 \text{mV} \div 10 \text{V} = 0.000244 \text{V/V}$, since 1/2 LSB = 2.44 mV for a 20V full-scale range.

For the same system operating with a unipolar 0V to 10V signal, MFE would be 0.000122V/V.

Charge Offset (pedestal) is the output voltage change that results from charge transfer into the hold capacitor through stray capacitance when the Hold mode command is given. This charge appears as an offset voltage at the output, and in some sample/hold amplifiers may be a function of the input voltage.

Charge offset is specified for the SHC5320 using only the internal holding capacitor. When an external capacitor is added, charge offset is calculated as Charge Transfer (pC) divided by total hold capacitance. Charge Transfer is also specified for the SHC5320, and total hold capacitance is the sum of the internal hold capacitor value (100pF) and the external hold capacitor. Since charge transfer is not a function of analog input voltage for the SHC5320, this error may be removed by means of the offset adjustment capability of the amplifier.

<u>Droop Rate</u> is the change in output voltage over time during the Hold mode as a result of hold capacitor leakage, switch leakage, and bias current of the output amplifier. Droop rate varies with temperature and the quality of the external holding capacitor, if used. Careful circuit layout is also required to minimize droop.

<u>Drift Current</u> is the net leakage current affecting the hold capacitor during the Hold mode. With knowledge of the drift current, droop can be calculated as:

Droop
$$(V/sec) = I_D(pA)/C_H(pF)$$

Hold Mode Feedthrough is the fraction of the input signal which appears at the output while in the Hold mode. It is primarily a function of switch capacitance, but may also be increased by poor layout practices.

Hold Mode Settling Time is the time required for the sample-to-hold transient to settle within a specified error band.

OPERATING INSTRUCTIONS

OFFSET ADJUSTMENT

The offset should be adjusted with the input grounded. During the adjustment, the sample/hold should be switching continuously between the Sample and the Hold modes. The offset should then be adjusted to zero output for the periods when the amplifier is in the Hold mode. In this way, the effects of both amplifier offset and charge offset will be accounted for.

SAMPLE/HOLD CONTROL

A TTL logic "0" applied to pin 14 switches the SHC5320 into the Sample (track) mode. In this mode, the device acts as an amplifier which exhibits normal operational amplifier behavior, with the relationship of output to input signal depending upon the circuit configuration selected (see the Installation section below). Application of a logic "1" to pin 14 switches the SHC5320 into the Hold mode, with the output voltage held constant at the value present when the hold command is given. Pin 14 presents less than one LSTTL load to the driving circuit throughout the full operating temperature range.

ADDITION OF AN EXTERNAL CAPACITOR

The SHC5320 contains an internal 100pF MOS holding capacitor, sufficient for most high-speed applications. If improved droop performance is desired (with increased acquisition time), additional capacitance may be added between pins 7 and 11. If an external holding capacitor C_H is used, then a noise-bandwidth capacitor with a value of 0.1C_H should be connected from pin 8 to ground. The exact value and type of this bandwidth capacitor are not critical.

Capacitors with high insulation resistance and low dielectric absorption, such as Teflon® or polystyrene units, should be used as storage elements (polystyrene should not be used above +85°C). Care should be taken in the printed circuit layout to minimize leakage currents from the capacitor to minimize droop errors.

The value of the external capacitor determines the droop, charge offset, and acquisition time of the sample/hold. Both droop and charge offset will vary linearly with total hold capacitance from the values given in the specification table for the internal 100pF capacitor. The behavior of acquisition time versus total hold capacitance is shown in the Typical Performance Curves.

OUTPUT PROTECTION

In order to optimize high-frequency performance of this device, output protection is not included. This high-frequency performance is mandatory for a good sample/hold, which must absorb high-frequency changes in load current when driving a successive-approximation A/D converter. Due to the lack of output protection, the output circuit will not tolerate an indefinite short to common, but a momentary short is permissible. The output should never be shorted to supply.

Teflon® DuPont Corporation

INSTALLATION

LAYOUT PRECAUTIONS

Since the holding capacitor is connected to virtual ground at one end (pin 11) and to a low-impedance voltage source at the other (pin 7), the SHC5320 does not require the use of guard rings and other careful layout techniques which are required by many sample/hold circuits. However, normal good layout practice should be observed, minimizing the possibility of leakage paths across the holding capacitor. As in all digital-analog circuits, analog signal lines on the circuit board should cross digital signal paths at right angles whenever possible.

GROUNDING AND BYPASSING

Pin 6 (REFERENCE COMMON) should be connected to the system analog signal common as close to the unit as possible. Likewise, pin 13 (SUPPLY COMMON) should be connected to the system supply common. If the system design prevents running these two common lines separately, they should be connected together close to the unit, preferably to a large ground plane surrounding the sample/hold. Bypass capacitors $(0.01\mu\text{F} \text{ to } 0.1\mu\text{F}$ ceramic in parallel with $1\mu\text{F}$ to $10\mu\text{F}$ tantalum) should be connected from each power supply terminal of the device to pin 13 (SUPPLY COMMON).

OFFSET ADJUSTMENT

Offset adjustment capability may be achieved by connecting a $10k\Omega,\ 10$ -turn potentiometer as illustrated in Figure 3.




FIGURE 3. Connection of Offset Adjustment Potentiometer.

NONINVERTING MODE

The most common application of the SHC5320 will utilize the connection illustrated in Figure 4. In this mode of operation, the sample/hold will operate as a unity-gain noninverting amplifier when in the Sample mode, and the output signal will track the input. The high bandwidth of the SHC5320 and the large open-loop gain assure that gain error will be minimized.

When sampling lower-amplitude signals, the SHC5320 may also be connected as a noninverting amplifier with gain, as illustrated in Figure 5. In this circuit the gain of the amplifier is equal to $1 + R_2/R_1$ when sampling.




FIGURE 4. Noninverting Unity-Gain Connections.




FIGURE 5. Noninverting Configuration with Gain = $1 + R_2/R_1$.

INVERTING MODE

Unlike most sample/holds, the SHC5320 may also be connected to act as an inverting amplifier, as shown in Figure 6. For this configuration, the gain is equal to $-R_2/R_1$.

For further discussions of operational amplifiers and how to use them, consult the Burr-Brown/McGraw-Hill Electronics Series of reference books, available through your local Burr-Brown sales office.

INPUT OVERLOAD PROTECTION

It is possible that the input transconductance amplifier of the SHC5320 will saturate when the unit is in the Hold mode, due to a nonzero differential signal appearing between pins 1 and 2. This differential signal may be the result of a rapidly changing input signal or application of a new channel from an input multiplexer. When the input buffer is saturated in this fashion, acquisition time may be degraded because of the time required for




FIGURE 6. Inverting Configuration with Gain = $-(R_2/R_1)$.

the buffer to recover from saturation. In addition, the input buffer, which is designed to provide large amounts of charging current to the output integrator, may draw large amounts of supply current which may exceed 40mA peak in some applications. For these reasons, it is desirable to limit the differential voltage which may appear at the summing junction of the input buffer. Figures 7 and 8 illustrate possible methods of providing this




FIGURE 7. Input Overload Protection—Inverting Configuration.




FIGURE 8. Input Overload Protection—Noninverting Configuration.

voltage limitation for the inverting and noninverting configurations. The diodes may be Schottky diodes, which will provide the fastest clamping action and lowest clamping voltage, but fast signal diodes such as IN914 will also work in most applications. In each configuration the value of R_1 should be large enough to avoid excessive loading of the input signal source. Similarly, R_2 should have a value of $2k\Omega$ or greater to insure sufficient load current capability from the sample/hold. If the value of R_2 becomes too large, however, the added capacitance of the diodes may change the sample/hold phase response enough to cause oscillation.

APPLICATIONS

SIGNAL DIGITIZATION

Sample/hold amplifiers are normally used to hold input voltages to an A/D converter constant during conversion. Digitizing errors result if the analog signal being digitized varies excessively during conversion.

For example, the Burr-Brown ADC80H-AH-12 is a 12-bit successive-approximation converter with a 25μ sec conversion time. To insure the accuracy of the output data, the analog input signal to the A/D converter must not change more than 1/2LSB during conversion.

The maximum rate of change of a sine wave of frequency, f, is dv/dt (max) = $2\pi Af(V/sec)$. If one allows a 1/2LSB change (2.44mV) for a $\pm 10V$ input swing to the A/D converter, the allowable input rate-of-change limit would be 2.44mV/25 μ sec = 0.0976mV/ μ sec. Thus the sampled sinusoidal signal frequency limit is

$$f = (0.0976 \times 10^3) / 2\pi A = 15.5 / A (Hz),$$

where A is the peak amplitude of the sine wave. For a ±10V sine wave, this corresponds to a frequency of 1.6Hz, hardly acceptable for the majority of sampled data systems.

However, a sample/hold in front of the A/D converter "freezes" the converter's input signal whenever it is necessary to make a conversion. The rate-of-change limitation calculated above no longer exists. If a sample/hold has acquired an input signal and is tracking it, the sample/hold can be commanded to hold it at any instant in time. There is a short delay (aperture delay) between the time the hold command is asserted and the time the circuit actually holds. The hold command signal can usually be advanced in time (or delayed, in the case of negative effective aperture delay) to cause the amplifier to hold the signal actually desired.

Aperture uncertainty (also called aperture jitter) is also a key consideration. For the SHC5320 there is a 300psec period during which the signal should not change more than the amount allowed for aperture uncertainty in the system error budget, perhaps 1/2LSB for a 12-bit system. For a $\pm 10V$ input range (1/2LSB = 2.44mV), the input signal rate of change limitation is 2.44mV/0.3nsec = 8.13mV/nsec. The equivalent input sine wave frequency is

$$f = 8.13 \times 10^6 / 2\pi A = 1.29 / A (MHz),$$

a factor of almost 84,000 higher than using the A/D alone.

However, there are other considerations. The resampling rate of an ADC80H/SHC5320 combination is $26.5\mu \text{sec}$ ($25\mu \text{sec}$ A/D conversion time plus $1.5\mu \text{sec}$ S/H acquisition time). Sampling a sine wave at the Nyquist rate, this permits a maximum input signal frequency of 37.7kHz. The above analysis assumes that the droop rate of the sample/hold is negligible—less than 1/2LSB during the conversion time—and that the large signal bandwidth response of the sample/hold causes negligible waveform distortion. Both of these assumptions are valid for the SHC5320 in this application.

DATA ACQUISITION

The SHC5320 may be used to hold data for analog-todigital conversion or may be used to provide pulseamplitude modulation (PAM) data output (see Figures 9 and 10).




FIGURE 10. PAM Output.

DATA DISTRIBUTION

The SHC5320 may be used to hold the output of a digital-to-analog converter and distribute several different analog voltages to different loads (see Figure 11).

HIGH-SPEED DATA ACQUISITION

The minimum sample time for one channel in a data acquisition system is usually considered to be the acquisition time of the sample/hold plus the conversion time of the A/D converter. If two or more sample/holds are used with a multiplexer (such as the Burr-Brown MPC8S or MPC16S) as shown in Figure 12, the acquisition time of the sample/hold can be virtually eliminated. While the first channel is in hold and switched into the A/D converter, the multiplexer may be addressed to the next channel. The second sample/hold will have acquired this signal by the time the conversion is complete. Then, the sample/holds reverse roles and another channel is addressed. In low level systems an instrumentation amplifier (such as the Burr-Brown INAI01) and a differential multiplexer (such as the Burr-Brown MPC4D or MPC8D) may be required in front of the sample/hold. The settling and acquisition times of the multiplexer, instrumentation amplifier, and sample/hold can be eliminated from the total conversion time as before by operating in this overlapped mode with the sample/holds.




FIGURE 9. Typical Data Acquisition Configuration.




FIGURE 11. Typical Data Distribution Configuration.




FIGURE 12. Typical Overlapped Sample/Hold Configuration.





SPV100


VMEbus DSP Board

Features • Based on TMS320 Digital Signal Processor

- Dual Program Memories
- Data/Program memory overlap
- Swinging Buffer RAM bus Interface
- VMEbus Compatibility

- Applications Spectrum Analysis
 - Digital Filtering
 - Correlation
 - Convolution
 - Matrix Inversion





International 'Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPV100 - Adaptable Digital Signal Processing Board

Flexibility Through Software

Since the board function is defined by software, the SPV100 can be easily programmed for a wide range of functions from general purpose programs to very specialised user originated programs The board has been specially designed for two types of user. Those who

wish to use standard software packages and those who wish to develop their own software.

TMS 320 Processor

The SPV100 is a fixed-point digital signal processor board with full VMEbus compatibility. It incorporates the advanced Texas Instruments TMS320 digital signal processor chip with its 5MHz instruction cycle and a specialised arithmetic section significantly more powerful and faster than traditional microprocessors.

Program Memories

To enhance user flexibility, the SPV100 has two program memories:

- 4K x 16 PROM This is primarily used for software packages supplied by Burr-Brown on PROM. The board is supplied with test software in PROM to allow the user to check the correct operation on the board. Other application software is available from Burr-Brown (egFFT packages).
 - If desired, PROM-based packages can be stored on the host system's main storage device and down-loaded to run in the SPV100
- 4K x 16 RAM Programs developed by the user can be down-loaded and run in program RAM.

Program memories are software or jumper selectable

Data/Program Memory Overlap

The TMS320 can address only 4K words of memory, which means that data and program memory have usually to be combined into a single 4K word address space. This limits the size of either the program or quantity of data that can be processed.

The SPV100 overcomes this limitation by incorporating hardware which allows the TMS320 to address both 4K words of program memory and 4K words of data memory with no loss of speed.

Swinging Buffer Data Memory

Two 4K x 16 bit data RAM's operating in a swinging buffer mode ensure that while the TMS320 is processing the data in one memory (say data RAM A) the other data RAM (B) can be emptied of processed data and refilled with new raw data. When processing of data in RAM A is complete, the TMS320 switches its attention to data RAMB and this cyclical process continues.

For most programs, a data RAM can be emptied and refilled in less time than the TMS320 takes to process the new set of data. In this way system data flow is maintained at almost the same speed as the TMS320 processing speed.

Test Software

The SPV100 is supplied with self test firmware (located in the program memory PROM) to ensure that the board is functioning correctly. Commands from the host computer initiate the self test and check for a correct result. In addition to checking basic board operation, the self test checks the memory and generates a checkword which can be used to give error code and address information.

Software Support

Software packages (2 PROMS plus software manual) are available from Burr-Brown which are specially designed to operate on the SPV100. Availability on request

Ordering Information

SPV100 - Digital Signal Processing Board OM100 - Hardware Operating Manual for SPV100 (As supplied with board.)

Hardware Specifications:

TMS320 Digital Signal Processor Chip

- -5MHZ clock rate
- 16 x 16 bit multiply and accumulate in 400nS
- Program Memory
 - -4K x 16 bit RAM
 - -4Kx16bitPROM

- Dual 4K x 16 bit RAM

Maximum Transfer Rate

- 4 Megawords/sec

Data Organisation - Complex with 16 bit real and 16 bit imaginary components

Data Format

 Signed 2's complement fixed-point

VMEbus Interface

- A24, D16, DTB SLAVE
- 32 Kbyte Address block selectable within 16
- Mbyte memory space
- Short addressing
- availability if required (64K)
- Address Modifier selections with PROM
- options 7 level interrupt priority
- selection -Full interrupt vector
- capability
- double Eurocard 160mm x 233mm.
- Environmental
 - 0°C to 60°C
 - relative humidity 5% to 90% non-condensing

TOP QUALITY VMEBUS PRODUCTS FROM BURR-BROWN

In addition to the full Q.C. vetting of incoming components, the boards are subjected to a comprehensive temperature cycled burn-in (8 cycles between -20°C and +50°C).

Exhaustive tests before and after burn-in ensure that any problems are identified before the product leaves the factory

SUPPORT DOCUMENTATION

Each VMEbus board is fully supported with a comprehensive operating manual. In addition to detailed set-up and operating instructions, the manual includes schematics and assembly language software written for the 68000 processor

THE SYSTEMS APPROACH

This board is one of a family of VMEbus boards in which a systems approach has been taken in the design of the bus interface. This ensures software compatibility between the boards as well as giving the system designer a wide range of VMEbus features.

- Configuration A24, D16, DTB slave
- Address block selectable within 16M byte memory space
- Short addressing available if required (64K bytes)
- Multiple address modifier capability


Contact Burr-Brown for the full range of Analog I/O and DSP boards on the VMEbus



STD BUS ANALOG INPUT PROCESSOR

FEATURES

- 6809 PROCESSOR
- 6839 FLOATING POINT MATH ROM
- UP TO 32 KBYTES EPROM
- 2 KBYTES STATIC RAM
- 12 BIT 10 μSEC A/D CONVERTER
- ONBOARD SAMPLE/HOLD AMPLIFIER
- ±15 VDC POWER SUPPLY



DESCRIPTION

The ST4603 is a sophisticated Analog Input Processor which can accept conditioned analog signals from the ST4703 Signal Conditioning Interface. The onboard processor, math ROM, and combination of RAM and EPROM provide a considerable degree of flexibility for complex data acquisition applications.

Up to 8 Signal Conditioning Interfaces may be interconnected to an individual ST4603, thereby providing 64 differential and 8 special function analog inputs to be processed.

The Analog section consists of a 12 bit successive approximation Analog to Digital converter, buffered by a precision Sample/Hold Amplifier. Gain and offset of the A/D are potentiometer adjustable, and either bipolar or unipolar operation is selectable by jumper option. An onboard DC to DC converter supplies ± 15 VDC for all analog functions.

The Digital section consists of the 6809 processor. EPROM and RAM memory. 6839 math ROM, and bus control logic. Commands to select a channel, set offset, or select a special function are built in to the resident EPROM and are controlled by the ST4603 processor. Communication with the host STD system is accomplished through two registers and involves the use of a simple software protocol.

The ST4603 occupies two I/O addresses within host system memory. To communicate with the board, the host places

an attention byte in the ST4603 Read register. The ST4603 acknowledges that it has received a request by placing an "acknowledge" byte in the host Read register. The host places a command in the register, and expects a second acknowledgment, in return. Communication continues in this fashion. An example protocol is outlined in the technical manual, where certain byte values have been reserved for inter-processor communication and a group of commands have been established for the ST4603 processor. The board can also set or reset the INTRQ line, for subsequent service by the host processor.

The 6839 Math ROM provides the capability of further processing the data prior to presentation to the host. If the intended application requires more EPROM than is provided in the standard configuration, the 6839 may be removed and a 2732-type EPROM may be inserted in its place.

For ease of system integration and product familiarization, the product is shipped with a standard EPROM containing a simple test program. This program allows for communication between the host and a ST4603/4703 board set. Also provided with each board is a technical manual with a comprehensive applications section, including software listings and logic diagrams of a typical thermocouple application.

International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

HOST SYSTEM CLOCK RATE, max. 6.0 MHz

OPERATING RANGE

 0° C to $+50^{\circ}$ C

1/O ADDRESSING

Any 2 consecutive addresses, jumper selectable on any even address boundary

I/O PORT DESCRIPTION

1 Write only and 1 Read only port, the parameters of which are user defined

COMPATIBILITY

STD-6809

STD-8080

STD-Z80

note: compatible with Mode 0 and Mode 1 interrupts. Options allow for compatibility with other standardscontact factory.

VOLTAGE REQUIREMENTS

+5 VDC @ 1 A

DIMENSIONS

4.50" x 6.50" x .48"

CONNECTOR TYPE

26 pin (2 x 13 x .10")

PROCESSOR TYPE

68B09

PROCESSOR CLOCK RATE

2.0 MHz

FLOATING POINT MATH ROM TYPE

68B39

A/D CONVERTER TYPE

ADC84KG-12 or equivalent

CONVERSION TIME

10 µSEC

MEMORY ORGANIZATION

16K EPROM, 2K Static RAM standard

32K EPROM extended optional

EXAMPLE COMMAND TABLE

	\								
DESCR	IPTION	D7	D6	D5	D4	D3	D2	DI	DO
Channel	definition	0	0	Т	Т	C	C	С	С
Read cha	nnel data	0	1	0	0	C	C	C	C
Read star	us	0	1	0	X	X	X	X	X
Calibrate		- 1	0	x	X	X	X	X	X

notes: T T	= Thermocouple type	C = Channel number 0-15
0.0	K	
0.1	J	X = Don't care

Typical	status codes	Typical communication bytes				
CODE	DESCRIPTION	NAME	BYTE VALUE (HEX)			
00	Normal operation	ACK0	00			
01	Invalid command	ACKI	01			
02	Offset error	SRDY	03			
03	Timeout/Bus interface error	HDACK0	F0			
04	Undefined	HDACK I	Fl			
05	Table lookup error	HDACK2	F2			
		HDACK3	F3			
		HRDY	FE			
		HACK	FD			

PIN ASSIGNMENTS

P2 DATA I/O CONNECTOR:

Pin	Description	Pin	Description
1	COMMON	14	DATA 6
2	ANALOG SIGNAL	15	DIGITAL GND
3	DIGITAL GND	16	DATA 5
4	DIGITAL GND	17	DIGITAL GND
5	ADDRESS 4	18	DATA 4
6	ENABLE	19	DIGITAL GND
7	ADDRESS 3	20	DATA 3
8	ADDRESS I	21	DIGITAL GND
9	ADDRESS 2	22	DATA 2
10	ADDRESS 0	23	DIGITAL GND
1.1	DIGITAL GND	24	DATA 1
12	DATA 7	25	DIGITAL GND
13	DIGITAL GND	26	DATA 0

All products are shipped with a complete documentation package which includes comprehensive operating instructions, user option tables, parts placement diagrams, and software examples.



STD BUS SIGNAL CONDITIONING INTERFACE

FEATURES

- EIGHT GENERAL PURPOSE DIFFERENTIAL INPUT CHANNELS
- ONE SPECIAL PURPOSE SINGLE ENDED INPUT CHANNEL
- SOFTWARE PROGRAMMABLE OFFSET COMPENSATION
- SOFTWARE PROGRAMMABLE GAIN
- INPUT PRE-CONDITIONING
- MULTIPLE POLE FILTER
- TEMPERATURE SENSOR
- TRANSDUCER EXCITATION
- ±15 VDC POWER SUPPLY
- ISOLATED INPUTS



DESCRIPTION

The ST4703 is an Eight Channel Signal Conditioning Interface which can accept inputs from a wide variety of sensor devices, including strain gauges. RTDs, and thermocouples. It easily interfaces with a companion product, the ST4603 Analog Input Processor, and provides the basis for a sophisticated analog data acquisition system.

The board is comprised of three functional stages: the Isolated Input Processor, the Programmable Gain and Offset Generator, and the Host Processor Interface.

The Isolated Input Processor stage consists of an input attenuation network, low pass filter, analog multiplexers, and an Instrumentation Amplifier. The attenuation network and low pass filter allow scaling and intermixing of practically any combination of input signals. This stage further provides four special function features: Isolated Zero Volts, Isolated Excitation Voltage, Onboard Temperature Sensor, and Offboard Temperature Sensor. These features permit the board to be used in applications such as cold junction compensation, ratiometric measurement, and environmental temperature monitoring.

The Excitation Voltage source provides 0 to 10 volts at up to 40 mA for transducers such as load cells and RTDs. An external source may also be used. The Onboard Temperature Sensor provides a reference point for applications where temperature drift is critical to the measurement.

All signals are coupled through a high quality optically isolated amplifier to the Programmable Gain/Offset stage.

Both offset and gain are software controllable through the ST4603. The Offset Generator is a 12 bit DAC, which provides a programmable range of up to 50% of the full scale input signal. The DAC output is summed with the signal at the input of the gain element. Gain can be programmed within the range of 1 to 100. The output of this element is filtered by a multi-pole active Chebyshev band pass network to reduce the effects of 60 Hz noise. The filter may be easily modified to suit different frequency response or settling time requirements.

The Host Processor Interface section decodes the board address, and transfers digital data and control bytes and the conditioned analog signal between the board and the ST4603. Up to eight ST4703 boards may be interconnected to a single host, thereby allowing 64 differential and 8 single ended inputs to be processed.

Onboard power supplies derive the ± 15 VDC from the STD Bus +5V. These supplies provide all of the isolated and non-isolated voltages required for operation. If desired, external supplies may be used in their place.

Each ST4703 is supplied with the appropriate ST4603 interface cable. An optional signal interface cable set which includes a terminal block, the AC4703, may be ordered separately.

International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

OPERATING RANGE

0° to +50° C

ADDRESSING

Responds to 1 of 8 jumper selectable addresses

FORM FACTOR

STD Bus

DIMENSIONS

4.50" x 6.50" x .50"

VOLTAGE REQUIREMENTS

+ 5 VDC @ 2.8 Amps.

MAXIMUM INPUT VOLTAGE

±15V relative to isolated ground

INPUT BIAS CURRENT

±30 nA

ISOLATION BARRIER

750V

COMMON MODE REJECTION (CMRR)

90 dB

FIXED GAIN

1.7 approx.

PROGRAMMABLE GAIN

1 to 100

INSTRUMENTATION AMP GAIN

1 to 500

OFFSET GENERATOR

12 bit DAC

OFFSET RANGE

50% FSR

EXCITATION OUTPUT

0 to 10 VDC @ 40 mA

CONNECTOR TYPES

Analog Input: 34 pin Data I/O: 26 pin (both .100 x .100")

OPTIONS

- AC4703 Cable set and terminal block: please specify length
- ST4603 Interconnect cables for multiple ST4703 applications

PIN ASSIGNMENTS

PI ANA	LOG INPUT CONNECTOR:	P2 DATA	A I/O CONNECTOR:
Pin	Description	Pin	Description
al .	CHANNEL 0 +		COMMON
2	CHANNEL 0 -	2	ANALOG SIGNAL
3	CHANNEL 0 AUX	3	DIGITAL GND
	CHANNEL 0 GND	4	DIGITAL GND
5	CHANNEL I +	5	ADDRESS 4
6	CHANNEL I =	6	ENABLE
7	CHANNEL LAUX	7	ADDRESS 3
8	CHANNEL I GND	8	ADDRESS I
9	CHANNEL 2 +	9	ADDRESS 2
10	CHANNEL 2 -	10	ADDRESS 0
11	CHANNEL 2 AUX	11	DIGITAL GND
12	CHANNEL 2 GND	12	DATA 7
13	CHANNEL 3 +	13	DIGITAL GND
14	CHANNEL 3 -	14	DATA 6
15	CHANNEL 3 AUX	15	DIGITAL GND
16	CHANNEL 3 GND	16	DATA 5
17	CHANNEL 4+	s; 17	DIGITAL GND
18	CHANNEL 4 =	18	DATA 4
19	CHANNEL 4 AUX	19	DIGITAL GND
20	CHANNEL 4 GND	20	DATA 3
21	CHANNEL 5 +	21	DIGITAL GND
22	CHANNEL 5 =	22	DATA 2
23	CHANNEL 5 AUX	23	DIGITAL GND
24	CHANNEL 5 GND	24	DATA 1
25	CHANNEL 6 +	25	DIGITAL GND
26	CHANNEL 6 -	26	DATA 0
27	REMOTE TEMP SENSOR	we is an example.	
28	CHANNEL 6 GND		
29	CHANNEL 7 +		
30	CHANNEL 7 ~		
31	NEGATIVE ISOLATED DC		
32	CHANNEL 7 GND		
33	REFERENCE EXCITER	. 15 h	
3.4	POSITIVE ISOLATED DC		

I/O PORT DESCRIPTION

LATCH	FUNCTION	D7	D6	D5	D4	D3	D2	DI	DO	A4	A3	A2	Al	A0
0	DAC LSB	D	D	D	D	D	D	D	D	В	В	В	0	0
1	OUTPUT ENABLE	1	X	X	X	X	X	X	X	В	В	В	0	1
. 1	DAC MSB	X	X	X	X	D	D	D	D	В	В	В	0	1
1.1	GAIN SELECT	X	G	G	G	X	X	X	X	В	В	В	0	-1
2	CHANNEL SELECT	0	X	X	X	X	C	C	C	В	В	В	1	0
2 .	SPECIAL FUNCTION	- 1	X	X	A	·A	X	F	F	В	В	В	1	0
	= offset DAC data bits unction select bits:						X = I	Oon't	care				***	
FF	Description					1.1	SS			iption				
0 0	Isolated Ground) [(Offset	DAC a	ımpli	fied		
0 1	Onboard temperature ser	sor					1 0		Offset	DAC	not ar	nplifi	ed:	
1 0	Offboard temperature se	nsor	-14.0					- 500						
1 0	Exciter									100				
	- Fritz. Lui Hilli - Ekili					. 11. 3			100					

INTERFACE ADDRESS

All products are shipped with a complete documentation package which includes comprehensive operating instructions, user option tables, parts placement diagrams, and software examples.



TM200

DATA ENTRY TERMINAL AND BAR CODE READER For Heavy Industrial Environments

FEATURES

- STEEL CASE-RUGGED CONSTRUCTION
- PANEL MOUNTING WITH GASKET FOR WATER/DIRT RESISTANCE
- DIRT/MOISTURE PROTECTED INDUSTRIAL KEYBOARD
- 40-CHARACTER VACUUM FLUORESCENT DISPLAY
- RS-232, RS-422, AND CURRENT LOOP INTERFACES
- ONE-TO-ONE OR MULTIDROP (POLLED) OPERATION
- BUFFERED INPUT AND OUTPUT
- PARALLEL PRINTER PORT
- 10 TTL OUTPUTS
- USER EPROM
- OPTIONAL BAR CODE WAND




FIGURE 1. TM200 Front Panel Features.

DESCRIPTION

Data entry/control/display requirements have always been a problem in heavy industrial environments. Standard CRT terminals cannot survive long in heat, dust, and moisture. Special CRT terminals made for these areas are very large and expensive, and often too complex for untrained employees to operate. There is a better solution to get the job done economically and efficiently.

Microterminals are designed expressly to fill the human interface demands of widely dispersed control and communications networks—in machine and process control, energy management systems, inventory control, and factory data collection. Microterminals, because of their interface flexibility, appearance, size, durability, and easy installation, function equally well as consoles and control centers for instruments and small systems.

The TM200 is an extension of Burr-Brown's widely accepted family of Microterminals—designed for heavy industrial environments. Display, keyboard and enclosure are well-suited to the conditions found in these application.

Housed in a tough steel case, the TM200 is protected from debris and moisture. The bright green vacuum fluorescent display is readable from a distance of over 10 feet in varying light conditions. Full-travel keys on 0.75" centers allow easy data entry by workers wearing gloves.

Buffered data features reduce on-line input/output time with the host computer or CPU and improve accuracy of operator inputs, and, because of its design simplicity, the TM200 doesn't require special operator skills or training. Depressing a single programmable function key can initiate actions by the host.

The terminal communicates in serial ASCII with

International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. [602] 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

RS-232, RS-422, or current-loop conditioning—making it compatible with almost any CPU. Baud rates are from 110 to 19,200. If desired, units may be connected in multidrop fashion and operated in a "polled" mode (see Figure 2).

The TM200 features an 80-character message buffer, 40-character display, serial ASCII interface, parallel printer interface, and TTL outputs to interface to external equipment. In addition, a connector is provided for the optional BCW200 Bar Code Reader. As a result, the TM200 provides a data entry and display station with hard copy and I/O capabilities.

Alphanumeric data can be entered and displayed with the TM200. A 27-key keypad is provided for manual data entry. With the BCW200 installed, alphanumeric bar codes using code 39 may be entered.

The keys are constructed of ABS plastic and provide excellent tactile feedback. A dust/moisture barrier located beneath the keypad protects the internal electronics from dust and liquid spills. Another gasket seals the tough display bezel.

The 40-character display accommodates messages up to 80 characters long. Displayed messages may be scrolled bidirectionally at varying rates and flashed for attention under host control. Keys for manual scrolling permit review of data entered before transmission.

Two 80-character buffers are provided for keyboard and bar-code-generated data. The output buffer holds a message to be written or reviewed; the transmit buffer holds a prepared message ready for transmission. This feature allows a second message to be entered while the first awaits transmission when in polled mode.

Similarly, two 80-character buffers are available for incoming messages. The receive buffer holds an incom-

ing message until it can be transferred to the input buffer, where it is displayed. With this feature, the operator can visually review a line of input while a second line from the host can be received and held until it is called up for display.

The parallel printer port allows connection of a Centronics type printer to the TM200. Data may be sent directly to the printer from the host, bypassing the display, or the printer may be set to echo keyboard and display messages.

Fourteen status LEDs, 10 under host control, are located on the TM200's front panel (see Figure 1). An audible beeper allows the host system to signal the operator, or this beeper may be set to confirm keyboard or bar code inputs.

A socket is provided for a user-supplied EPROM which may be used to store communications parameters and function messages. While not necessary for normal operation, this feature allows the terminal to be customized to a particular application.

The TM200 is a compact panel-mount terminal that measures $8.25^{\circ} \times 11.0^{\circ} \times 1.50^{\circ}$. The front panel provides six mounting holes for bolting the unit to equipment or wall panels. The 1.5" depth allows mounting in areas with relatively shallow rear clearances. A polycarbonate front panel overlay is provided for indicator legends and labelling of programmable function keys.

It is important to realize that while these Microterminals have many features, normal operation is very uncomplicated. Virtually untrained operators can use the terminal productively. Most special features are invisible to the operator.

APPLICATIONS

- MACHINE CONTROL
- PROCESS CONTROL
- ENERGY MANAGEMENT SYSTEMS

- INVENTORY CONTROL
- FACTORY DATA COLLECTION
- ACCESS/SECURITY




FIGURE 2. Multidrop Connection for Distributed Systems.

OPERATION

The TM200 transmits and receives blocks of up to 80 characters. The protocol is an extension of the command set used on other Microterminal models.

Internal operation of the TM200 is easily pictured as five buffer memories as seen in Figure 3. In addition, function messages are stored in separate RAM or ROM memory areas. The receive buffer receives incoming messages of up to 80 characters and when the message is complete, it is automatically transferred to the input buffer. The display buffer is then filled with the first 40 characters of the input message. The operator may then scroll the input message through the display buffer with the display acting as a "window" looking at a part of the input line.

The output buffer, which serves as temporary storage for keyboard or bar code entries, is transferred to the transmit buffer when the 'ENTER' key is pressed. At that time the message is transmitted to the host or, in polled operation, held until the host requests the message.




FIGURE 3. TM200 Internal Buffers.

MULTIDROP

Up to 63 TM200s may be operated on one host communication port. This is referred to as polled operation. A unique multidrop address may be set on each terminal allowing the host computer to control the flow of data. A number of command sequences are available to allow the host computer to control the operation of many features of the terminal.

SOFTWARE COMMANDS

Following is a summary of software commands recognized by the TM200. In polled operation, each command would be preceded by a terminal's two-digit multidrop address.

BASIC OPERATION	
[XX] (Message) (CR)	Input/output format
[XX] (ESC) A (CR)	Request transmit buffer
[XX] (ESC) B (CR)	Retransmit transmit buffer
[XX] (ESC) C (CR)	Clear input buffer
[XX] (ESC) D zz (Message) (CR)	Define function message
[XX] (ESC) D zz (CR)	Delete function message
[XX] (ESC) D 00 (CR)	Delete all function messages
[XX] (ESC) En (CR)	Output to LED A1
[XX] (ESC) Fn (CR)	Output to LED A2
[XX] (ESC) Gn (CR)	Display scrolling with n speed
[XX] (ESC) Hn (CR)	Display flashing
[XX] (ESC) In (CR)	Display blanking
[XX] (ESC) Jn (CR)	Keyboard locking
[XX] (ESC) K (CR)	Transmit input buffer
[XX] (ESC) L ddd (CR)	Set turnaround delay
[XX] (ESC) M (CR)	Clear output buffer
[XX] (ESC) T (Message) (CR)	Place (message) in input and output buffers
[XX] (ESC) Un (CR)	Keyboard audible indication
[XX] (ESC) W (CR)	Copy output buffer to transmit buffer
[XX] (ESC) Yn (CR)	TM900-compatible buffered mode
PRINTER CONTROL	
[XX] (ESC) Nn (CR)	Define printer interface
[XX] (ESC) On (CR)	Control printer from host
[XX] (ESC) Pn (CR)	Control printer from keyboard
[XX] (ESC) Qn (CR)	Request status of printer buffer
[XX] (ESC) R (CR)	Transmit from host to printer only
[XX] (ESC) S ddd (CR)	Output to TTL port B as well as to LEDs L2 to L8
BAR CODE CONTROL	
[XX] (ESC) Vn (CR)	Autowand (transmits bar code input without ENTER)
[XX] (ESC) Xn (CR)	Enables bar code wand.
[XX] optional multidrop address in	polled mode.
CONTROL CHARACTERS	
EOT 04 Suppress (CR) on t BEL 07 Sound audible alarm	

Message and command terminator

Autotransmit function key terminator

Clear receive, input buffers

Clear receive buffer

CR

CAN 18

ΕM

0D

19

BAR CODE

The TM200 with BCW200 decodes code 3 of 9 and full ASCII code 3 of 9 symbologies. Full ASCII code 3 of 9 is an extension of standard code 3 of 9 which allows encoding of all 128 ASCII characters by using two-character sequences to represent control characters and lower-case alphabetics. A command from the host computer selects whether the terminal will interpret bar codes as standard or full ASCII code 3 of 9.

Bar code input to the terminal is treated in much the same way as keyboard input. Two modes of operation are possible—Auto Wand and Manual Wand modes.

In Auto Wand mode, bar code data is added to the TM200's output buffer after a successful read. The buffer is then automatically transmitted as if the 'ENTER' key had been depressed.

In Manual Wand mode, bar code data is added to the output buffer after each read, but the buffer is not transmitted, thus allowing the concatenation of several bar code and/or keyboard entries in a single message to the host. Transmission of data in this mode occurs when the 'ENTER' key is manually depressed or a special bar code 'transmit' symbol (a start character followed stop character) is wanded.

The bar code wand is designed especially for comfortable holding and ease of use (Figure 5). A wide 0 to 45 degree scan angle (see Figure 4) allows bar codes to be read easily in a number of orientations. Successful reads are indicated by an audible tone.




FIGURE 4. Scan Angle.




FIGURE 5. Bar Code Wand-BCW200.

SPECIFICATIONS

Maximum Density	oonm visible LED grees from normal Sealed metal sealed, replaceable eved, 75" nominal, aximum extension DB-9 to terminal ASCII Code 3 of 9 on read), Manual
POWER SUPPLY	
7.5W, 5VDC $\pm 3\%$, 1.5A max with op	tions
PHYSICAL	
Size 8.25 Weight 8.25 Weight 9.25 Case 8.25 Keys 9.25 Display Window 9.30 ENVIRONMENTAL Operating Temperature 9.5 Storage 9.25 Relative Humidity 9.25 Gasketed 9.25 Resists 9.25	
8.25"	7.25"
TM200 11.00"	3 15 1
11.00	7 1.50"

FIGURE 6. Mechanical Dimensions

INSTALLATION

The TM200 mounts easily through a wall or equipment panel (see Figure 7). A gasket allows a tight seal to keep out dirt and moisture.

All electrical connections are protected since they are located on the back of the unit, behind the panel.

Interface to the host system is provided by a standard DB-25 connector. This connector is pinout-compatible with TM71B and TM77B Microterminals. Printer interface and TTL outputs are provided through an auxiliary 26-pin connector.

Five-volt power for the unit may be connected either to the communications connector (as with previous Microterminal models) or to a separate two-position terminal block.

The BCW200 plugs into the back of the TM200 using a DB-9 connector. The wand itself features a sealed black metal case for heavy industrial environments. A coiled cable (extended length 75") connects the wand to the terminal. The wand has a replaceable sapphire tip that is sealed to protect it from contamination by dirt and debris.




FIGURE 7. TM200 Installation.

ORDERING INFORMATION

TM200 is the full part number for TM200 Microterminal base model.

ACCESSORIES

Printer Cable (1 meter)	SM50316
Bar Code Reader	BCW200

COMPATIBLE PRODUCTS

TM900 Transaction

Processor see TMC900 Brochure, LI-290

SPECIAL OPTIONS-Contact Factory

Ultra-High Resolution

Digital Wand 0.005in (0.13mm) for high density codes to 15.4 characters/inch Infrared Digital Wand 820nm LED light source





Synchronized VOLTAGE-TO-FREQUENCY CONVERTER

FEATURES

- FULL-SCALE FREQUENCY SET BY SYSTEM CLOCK, NO CRITICAL EXTERNAL COMPONENTS REQUIRED
- PRECISION 10V FULL-SCALE INPUT, 0.5% MAX GAIN ERROR
- ACCURATE 5V REFERENCE VOLTAGE
- EXCELLENT LINEARITY, 0.02% MAX AT 100kHz FS 0.1% MAX AT 1MHz FS
- VERY-LOW GAIN DRIFT, 50ppm/°C


APPLICATIONS

- A/D CONVERSION
- PROCESS CONTROL
- DATA ACQUISITION
- VOLTAGE ISOLATION

DESCRIPTION

The VFC100 voltage-to-frequency converter is an important advance in VFCs. The well-proven charge balance technique is used, however, the critical reset integration period is derived from an external clock frequency. The external clock accurately sets an output full-scale frequency, eliminating error and drift from the external timing components required for other VFCs. A precision input resistor is provided which accurately sets a 10V full-scale input voltage. In many applications the required accuracy can be achieved without external adjustment.

The open collector active-low output provides fast fall time on the important leading edge of output pulses, and interfaces easily with TTL and CMOS circuitry. An output one-shot circuit is particularly useful to provide optimum output pulse widths for optical couplers and transformers to achieve voltage isolation. An accurate 5V reference is also provided which is useful for applications such as offsetting for bipolar input voltages, exciting bridges and sensors, and autocalibration schemes.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

ELECTRICAL At $T_A = +25^{\circ}C$ and $\pm 15 VDC$ supplies unless otherwise noted.

그는 경험적이 가장으로 있다			VFC100AG/8G		1 - 1/4	VFC100BG		1
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
TRANSFER FUNCTION		200 S. 1						* 0
Voltage-to-Frequency Mode	fout = fcLock × (Vin/20V)				T			T
Gain Error ⁽¹⁾	FSR ⁽²⁾ = 100kHz	•	±0.5	±1		±0.2	±0.5	% of FSF
Linearity Error	FSR = 100kHz,		±0.01	±0.025	1	•	±0.02	% of FSI
	over temp.					1		
	FSR = 500kHz, Vos = 60pF		±0.015 ±0.025		1		±0.05	% of FSI
Gain Drift ⁽²⁾	FSR = 1MHz, Cos = 60pF FSR = 100kHz		±0.025	±100		±30	±0.1 ±50	% of FSI
Gu 5	7 311 - 1001112		1 -/0	1,00		130	130	FSR/°C
Referred to Internal V _{REF}	The second secon		10	±25		10	±15	ppm of
								FSR/°C
Offset Referred to Input			±1	±3		±1	±2	m∨
Offset Drift Power Supply Rejection	Full supply range		±12	±100 0.01		±6.5	±25	μV/°C %/V
Response Time	to Step Input Change		One period of ne		uency plus	ne clock period		70/V
Current-to-Frequency Mode			1	1	1	,		
Gain Error	fout = fcLOCK × (IIN/1mA)		±0.5	±1		±0.2	±0.5	% of FSF
Gain Drift ⁽²⁾	and area of the opening the comme		±120	±200		±80	±140	ppm of
					1			FSR/°C
Frequency-to-Voltage Mode (3)	Vout = 20V × (fin/fclock)	100						FG 37 7
Gain Accuracy ⁽¹⁾	FSR = 100kHz		±0.5	±1		±0.2	±0.5	%
Linearity	FSR = 100kHz		±0.01	±0.025			±0.02	%
Input Resistor (R _{IN})			T in the second	100				1
Resistance		19.8	20	20.2	•	. STA . STATE		kΩ
Temperature Coefficient (T _c) ⁽²⁾		1	±50	±100			•	ppm/°C
INTEGRATOR OP AMP		400 000						
Vos ⁽¹⁾	ran ki se muarki u Wellindi		±150	±1000	T			T
Vos Drift			±5	11000			144.6	μV μV/°C
le .			±50	±100	1.	±25	±50	nA
los			100	200		50	100	nA
Aa a	$Z_{LOAD} = 5K\Omega/10000pF$	100	120			•	8 (4)	dB
CMRR	Navy and the standard Appl	80	105					dBV
CM Range V _{out} Range	$Z_{LOAD} = 5k\Omega/10000pF$	−7.5 −0.2		+0.1 +12				V
Bandwidth	ZLOND — SKSD 10000PI	Ų.Z	14	T12		•	100	MHz
COMPARATOR INPUTS			L	<u> </u>	<u> </u>		L	1
Input Bias Current (Ia)	-11V < V _{IN} < +V _{CC}	7.25 T	T	5	I		· ·	T .
				<u> </u>	لـــــــــــــــــــــــــــــــــــــ			μA
CLOCK INPUT (referenced to digit	ai common)							
Frequency (maximum operating)			4.0	l i	1	•		MHz
Threshold Voltage	Over temperature	0.8	1.4	00	1			V
Voltage Range	Over temperature	-V _{cc}		2.0 +V _{cc}	1 .		90 . • 1 . v	V
Input Current	-Vcc < Vclock < +Vcc	***	0.5	5		•	•	μΑ
Rise Time				2		- 1	•	μsec
OPEN COLLECTOR OUTPUT (refe	erenced to digital common)							
Vol	I _{OUT} = 10mA		T	0.4	T			1
lor	TOUT - TOTA			15		10 mg/s		wA
I _{OH} (off leakage)	V _{OH} = 30V		.01	10	1			μA
Delay Time, positive clock edge to								
output pulse			300	leta in the	1 1			nsec
Fall Time Output Capacitance			100	l.				nsec
			5	L				pF
OUTPUT ONE-SHOT	<u>Karangan Kabupatèn Kabupatèn Banggaran Banggaran Banggaran Banggaran Banggaran Banggaran Banggaran Banggaran </u>							
Nomina	I PWout = (5nsec/pF) × Cos	- 90nsec						
Pulse Width Out	Cos = 300pF	1 1	1.4	2	<u> </u>	•	٠.	µsec −
REFERENCE VOLTAGE								
Accuracy	No load	4.90	5.0	5.10	4.95		5.05	V
Drift ⁽²⁾			±60	±150		±40	±100	ppm/°C
Current Output	(Sourcing capability)	10				•		mA
Power Supply Rejection Output Impedance			0.5	0.015 2		. 1	0.015	%/V
POWER SUPPLY			1 0.5	L	لـــــا			Ω
			y					
Rated Voltage			±15			•		V .
Operating Voltage Range		175	Day of the	100.5			v	
(see Figure 9)	+V _{cc} -V _{cc}	+7.5 -7.5		+28.5 -28.5	:		a 🖟 🕬	V
Total Supply	+V _{cc} - (-V _{cc})	-7.5 15		-28.5 36				V
Digital Common		-V _{cc} + 2		+Vcc - 4	•		•	V
Quiescent Current: +Icc	Over temperature		10.6	15		• • •		mA
-loc								

ELECTRICAL (CONT)


At TA = +25°C and ±15VDC supplies unless otherwise noted.

		VFC100AG/SG						
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
TEMPERATURE RANGE								
Specification	AG/BG	-25		+85		la Para Tepar		•c
뭐하셨으니 하는 것이 없다는 이 없다.	SG	-55	1.56	+125				•c
Storage	AG/BG/SG	-65		+150	1 A			°C
# Junction—ambient		e Kristejenski e	150			•		°C/W
# Junction—case			100					•c/w

^{*}Specification same as AG grade.


NOTES: (1) Offset and gain error can be trimmed to zero. See text. (2) Specified by the box method: (Max. – Min.) ÷ (Avg. × ΔT). (3) Refer to detailed timing diagram in Figure 16 for frequency input signal timing requirements.

MECHANICAL




ABSOLUTE MAXIMUM RATINGS

Power Supply Voltage (+Vcc to -Vcc)	36V
+Vcc to Analog Common	28V
-Vcc to Analog Common	28V
Integrator Out Short-Circuit-to-Ground	Indefinite
Integrator Differential Input	±10V
Integrator Common-Mode Input	Vcc +5V to +2V
V _{IN} (pin 7)	±Vcc
Clock Input	±Vcc
VREF Out Short-Circuit-to-Ground	Indefinite
Pin 9 (Cos)	0 to +V _{cc}
four (referred to digital common)	0.5V to 36V
Digital Common	±Vcc
Storage Temperature Range	
Lead Temperature (soldering 10sec)	





PIN CONFIGURATION



TYPICAL PERFORMANCE CURVES

At +25°C, ±V_{cc} = 15VDC, and in circuit of Figure 1 unless otherwise specified.





THEORY OF OPERATION

The VFC100 monolithic voltage-to-frequency converter provides a digital pulse train output with an average frequency proportional to the analog input voltage. The output is an active low pulse of constant duration, with a repetition rate determined by the input voltage. Falling edges of the output pulses are synchronized with rising edges of the clock input.

Operation is similar to a conventional charge balance VFC. An input operational amplifier (Figure I) is configured as an integrator so that a positive input voltage causes an input current to flow in $R_{\rm IN}$. This forces the integrator output to ramp negatively. When the output of the integrator crosses the reference voltage (5V), the comparator trips, activating the clocked logic circuit. Once activated, the clocked logic awaits a falling edge of the clock input, followed by a rising edge (see Figure 2). On the rising edge, switch SI is closed for one complete clock cycle, causing the reset current, I_1 to switch to the integrator input. Since I_1 is larger than the input current,

 $I_{\rm IN}$, the output of the integrator ramps positively during the one clock cycle reset period. The clocked logic circuitry also generates a VFC output pulse during the reset period.

Unlike conventional VFC circuits, the VFC100 accurately derives its reset period from an external clock frequency. This eliminates the critical timing capacitor required by other VFC circuits. One period (from rising edge to rising edge) of the clock input determines the integrator reset period.

When the negative-going integration of the input signal crosses the comparator threshold, integration of the input signal will continue until the reset period can start (awaiting the necessary transitions of the clock). Output pulses are thus made to align with rising edges of the external clock. This causes the instantaneous output frequency to be a subharmonic of the clock frequency. The average frequency, however, will be an accurate analog of the input voltage.

A full scale input of 10V (or an input current of 0.5mA) causes a nominal output frequency equal to one half the




FIGURE 1. Circuit Diagram for Voltage-to-Frequency Mode.




FIGURE 2. Timing Diagram for Voltage-to-Frequency Mode.

clock frequency. The transfer function is $f_{OUT} = (V_{IN}/20V) f_{CLOCK}$

Figure 3 shows the transfer function graphically. Note that inputs above 10V (or 0.5mA) do not cause an increase in the output frequency. This is an easily detectable indication of an overrange input. In the overrange condition, the integrator amplifier will ramp to its negative output swing limit. When the input signal returns to within the linear range, the integrator amplifier will recover and begin ramping upward during the reset period.




FIGURE 3. Transfer Function for Voltage-to-Frequency Mode.

INSTALLATION AND OPERATING INSTRUCTIONS

The integrator capacitor C_{INT} (see Figure 1) affects the magnitude of the integrator voltage waveform. Its absolute accuracy is not critical since it does not affect the transfer function. This allows a wide range of capacitance to produce excellent results. Figure 4 facilitates choosing an appropriate standard value to assure that the integrator waveform voltage is within acceptable limits. Good dielectric absorption properties are required to achieve best linearity. Mylar®, polycarbonate, mica, polystyrene, Teflon® and glass types are appropriate choices. The choice in a given application will depend on the particular value and size considerations. Ceramic capacitors vary considerably from type to type and some produce significant nonlinearities. Polarized capacitors should not be used.

Deviation from the nominal recommended +1V to -0.75V integrator voltage (as controlled by the integrator capacitor value) is permissible and will have a negligible effect on VFC operation. Certain situations may make deviations from the suggested integrator swing highly desirable. Smaller integrator voltages, for instance, allow more "headroom" for averaging noisy input signals. The VFC is a fully integrating input converter, able to reject large levels of interfering noise. This ability is limited only by the output voltage swing range of the

integrator amplifier. By setting a small integrator voltage swing using a large $C_{\rm INT}$ value, larger levels of noise can be integrated without output saturation and loss of accuracy. For instance, with a 50kHz full-scale output and $C_{\rm INT}=0.1\mu F$, the circuit in Figure 1 can accurately average an input through the full 0 to 10V input range with 1V p-p superimposed 60Hz noise.




FIGURE 4. Integrator Capacitor Selection Graph.

The integrator output voltage should not be allowed to exceed +12V or -0.2V, otherwise saturation of the operational amplifier could cause inaccuracies. Operation with positive power supplies less than +15V will limit the output swing of the integrator operational amplifier. Smaller integrator voltage waveforms may be required to avoid output saturation of the integrator amplifier. See "Power Supply Considerations" for information on low voltage operation.

The maximum integrator voltage swing requirement is nearly symmetrical about the comparator threshold voltage (see Figure 12). One-third greater swing is required above the threshold than below it. Maximum demand on positive integrator swing occurs at low scale, while the negative swing is greatest just below full scale.

CLOCK INPUT

The clock input is TTL- and CMOS-compatible. Its input threshold is approximately 1.4V (two diode voltage drops) referenced to digital ground (pin 12). The clock "high" input may be standard TLL or may be as high as $+V_{\rm CC}$. A CMOS system, for instance, could be powered directly from the positive supply voltage of the VFC. The clock input has a high input impedance, so no special drivers are required for CMOS circuits. Rise time in the transition region from 0.5V to 2V must be less than 2μ sec for proper operation.

OUTPUT

The frequency output is an open collector current-sink transistor. Output pulses are active low such that the output transistor is on only during the reset integration period (see Shortened Output Pulses). This minimizes power dissipation over the full frequency range and provides the fastest logic edge at the beginning of the output pulse where it is most desirable.

Interface to a logic circuit would normally be made using a pull-up resistor to the logic power supply. Selection of the pull-up resistor should be made such that no more than 15mA flows in the output transistor. The actual choice of the pull-up resistor may depend on the full-scale frequency and the stray capacitance on the output line. The rising edge of an output pulse is determined by the RC time constant of the pull-up resistor and the stray capacitance. Excessive capacitance will produce a rounding of the output pulse rising edge, which may create problems driving some logic circuits. If long lines must be driven, a buffer or digital line transmitter circuit should be used.

The synchronized nature of the VFC100 makes viewing its output on an oscilloscope somewhat tricky. Since all output pulses align with the clock, it is best to trigger and view the clock on one of the input channels and the output can then be viewed on another oscilloscope channel. Depending on the VFC input voltage, the output waveform may appear as if the oscilloscope is not properly triggered. The output might best be visualized by imagining a constant output frequency which is locked to a submultiple of the clock frequency with occasional extra pulses or missing pulses to create the necessary average frequency. It is these extra or missing pulses that make the output waveform appear as if the oscilloscope is not properly triggered. This is normal.

Experimentation with the input voltage and oscilloscope triggering will generally allow a stable view of the output and provides an understanding of its nature.

SHORTENED OUTPUT PULSES

In normal operation, the negative output pulse duration is equal to one period of the clock input. Shorter output pulses may be useful in driving optical couplers or transformers for voltage isolation or noise rejection. This can be accomplished by connecting capacitor Cos as shown in Figure 5. Pin 9 may be connected to $+V_{CC}$, deactivating the output one-shot circuit. The value of Cos is chosen according to the curve in Figure 6. Output pulses cannot be made to exceed one clock period in duration. Thus, a Cos value which would create an output pulse which is longer than one period of the clock will have the same effect as disabling the one-shot, causing the output pulse to last one clock period. The minimum practical pulse width of the one-shot circuit is approximately 100nsec. Using Cos to generate shorter output pulses does not affect the output frequency or the gain equation.

REFERENCE VOLTAGE

Excellent gain drift is achieved by use of a precision internal 5V reference. This reference is brought to an external pin and can be used for a variety of purposes. It is used to offset the noninverting comparator input in voltage-to-frequency mode (although a precise voltage is not requried for this function). It is very useful in many other applications such as offsetting the input to handle bipolar input signals. It can source up to 10mA and sink




FIGURE 5. Circuit and Timing Diagram for Shortened Output Pulses.




FIGURE 6. Output One-Shot Capacitor Selection Graph.

 $100\mu A$. Heavy loading of the reference will change the gain of the VFC as well as affecting the external reference voltage. For instance, a 10mA load interacting with a 0.5Ω typical output impedance will change the VFC gain equation and reference voltage by 0.1%.

Figure 7 shows the reference used to offset the VFC transfer function to convert a -5V to +5V input to zero to 500kHz output. The circuit in Figure 8 uses the reference to excite a 300Ω bridge transducer. R_1 provides the majority of the current to the bridge while the V_{REF} output supplies the balance and accurately controls the bridge voltage. The VFC gain is inversely proportional to the reference voltage, V_{REF} . Since the bridge gain is directly proportional to its excitation voltage, the two equal and opposite effects cancel the effect of reference voltage drift on gain.

The reference output amplifier is specifically designed for excellent transient response to provide precision in a noisy environment. Although not required for normal operation, a 0.05µF bypasss capacitor from the reference




FIGURE 7. Circuit Diagram for Bipolar Input Voltages.




FIGURE 8. Circuit Diagram for Bridge Excitation Using VREF.

output to analog ground (pin 13) may improve the rejection of digital noise from external circuitry.

OTHER INPUT VOLTAGE RANGES

The internal input resistor, $R_{\rm IN}=20 k\Omega$, sets a full-scale input of 10V. Other input ranges can be created by using an external gain set resistor connected to pin 5. Since the excellent temperature drifts of the VFC100 are achieved by careful matching of internal temperature coefficients, use of an external gain set resistor will generally degrade this drift. Using an external resistor to set the gain, the resulting gain drift would be equal to the sum of the external resistor drift and the specified current gain drift of the VFC100. Different voltage input ranges are best implemented by using the internal input resistor, $R_{\rm IN}$, in series or parallel with a high quality external resistor, thus maintaining as much of the precision temperature tracking as possible.

For best drift performance, the adjustment range of a fine gain trim should be made as narrow as practical. R_1 and R_2 in Figure 9 allow gain adjustment over a $\pm 1\%$ range (adequate to trim the 100kHz FS gain error to zero) and will not significantly affect the drift performance of the VFC100. R_3 , R_4 , and R_5 allow trimming of the integrator amplifier input offset voltage. The adjustment range is determined by the ratio of R_4 to R_5 . Accurate end-point calibration would be performed by first adjusting the offset trim so that zero volts input just causes all output pulses to cease. The gain trim is then adjusted for the proper full-scale output frequency with an accurate full-scale output frequency with an accurate full-scale input voltage.

A different input voltage range could also be made by using only a portion of the normal input range of the VFC. For instance, a 2V full-scale input could be created by using the internal input resistor and a clock frequency

of 10 times the desired full-scale output frequency.

LINEARITY PERFORMANCE

The linearity of the VFC100 is specified as the worst-case deviation from a straight line defined by low scale and high scale endpoint measurements. This worst-case deviation is expressed as a percentage of the 10V full-scale input. All units are tested and guaranteed for the specified level of performance.

Linearity performance and gain error change with fullscale operating fequency as shown in Figure 10. Figure 11 shows the typical shape of the nonlinearity at 100kHz full scale. Integrator voltage swing (determined by C_{INT}) has a minor effect on linearity. Small integrator voltage swing typically leads to best linearity performance.

Best linearity performance at high full-scale frequencies (above 500kHz) is obtained by using short output pulses with a one-shot capacitor of 60pF. As with any high-frequency circuit, careful attention to good power supply




FIGURE 10. Nonlinearity and Gain Error vs Full Scale Frequency.




FIGURE 9. Circuit Diagram for Fine Offset and Gain Trim.




FIGURE 11. Typical Nonlinearity vs VIN.

bypassing techniques (see "Power Supplies and Grounding") is also required.

TEMPERATURE DRIFT

Conventional VFC circuits are affected significantly by external component temperature drift. Drift of the external input resistor and timing capacitor required with these devices may easily exceed the specified drift of the VFC itself.

When used with its internal input resistor, the gain drift of the complete VFC100 circuit is totally determined by the performance of the VFC100. Gain drift is specified at a full scale output frequency of 100kHz. Conventional VFC circuits usually specify drift at 10kHz and degrade significantly at higher operating frequency. The VFC-100's gain drift remains excellent at higher operating frequency, typically remaining within specification at $f_{\rm FS} = 1MHz$.

Drift of the external clock frequency directly affects the

output frequency, but by using a common clock for the VFC and counting circuitry this drift can be cancelled (see Counting the Output).

POWER SUPPLIES AND GROUNDING

Separate analog and digital grounds are provided on the VFC100 and it is important to separate these grounds to attain greatest accuracy. Logic sink current flowing in the $f_{\rm OUT}$ pin is returned to the digital ground. If this "noisy" current were allowed to flow in analog ground, errors could be created. Although analog and digital grounds may eventually be connected together at a common point in the circuitry, separate circuit connections to this common point can reduce the error voltages created by varying currents flowing through the ground return impedance. The $+5V\ V_{\rm REF}$ pin is referenced to analog ground.

The power supplies should be well bypassed using capacitors with low impedance at high frequency. A value of 0.1μ F is adequate for most circuit layouts.

The VFC100 is specified for a nominal supply voltage of ± 15 V. Supply voltages ranging from ± 7.5 V to ± 18 V may be used. Either supply can be up to 28V as long as the total of both does not exceed 36V. Steps must be taken, however, to assure that the integrator output does not exceed its linear range. Although the integrator output is capable of 12V output swing with 15V power supplies, with 7.5V supplies, output swing will be limited to approximately 4.5V. In this case, the comparator input cannot be offset by directly connecting to the 5V reference output pin. The comparator input must be connected to a lower voltage point (approximately 2V). This allows the integrator output to operate around a lower voltage point, assuring linear operation. This threshold voltage does not affect the accuracy or drift of the VFC as long as it is not noisy. It should not be made too




FIGURE 12. Circuit Diagram and Integrator Voltage Waveform for Low Power Supply Voltage Operation.




FIGURE 13. Relationships of Allowable Voltages.

small, however, or the negative output limitation of the integrator (-0.2V) may cause saturation. Additionally, a large integrator capacitor may be used to limit the required integrator waveform swing to approximately 100mV (see Integrator Capacitor).

Figure 12 shows a circuit for operating from the minimum power supplies, avoiding saturation of the integrator amplifier and loss of accuracy. C_{INT} is chosen for a +100mV to -75mV integrator voltage swing (referred to the noninverting comparator input). The offset voltage applied to the comparator's noninverting input is derived from a resistive voltage divider from V_{REF}.

The relationships of the allowable operating voltage ranges on important pins is shown in Figure 13. Note that the integrator amplifier output cannot swing more than 0.2V below ground. Although this is not "normal" for an operational amplifier, a special internal design of this type optimizes high frequency performance. It is this charactersitic which necessitates the offsetting of the noninverting comparator input in voltage-to-frequency mode to avoid negative output swing.

COUNTING THE OUTPUT

In evaluation and use of the VFC100, you may want to measure the output frequency with a frequency counter. Since synchronization of the VFC100 causes it to await a clock edge for any given output pulse, the output frequency is essentially quantized. The quantized steps are equal to one clock period of the counting gate period. The quantizing error can be made arbitrarily small by counting with long gate times. For instance, a one second counter gate period and a 100kHz full-scale frequency has a one part in 100,000 resolution. Many of the

more sophisticated laboratory frequency counters, however, use period measurement schemes to count the input frequency quickly. These instruments work equally well, but the gate period must be set appropriately to achieve the desired count resolution. Short gate periods will produce many digits of "accuracy" in the display, but the results may be very inaccurate.

Figure 14 is a typical system application showing a basic counting technique. A 0 to 10V input is converted to a 0 to 100kHz frequency output. The VFC's clock is divided by M=4000 to produce a gate period for the counter circuit. The resulting VFC count, N, is insensitive to variations in the actual clock frequency. The input voltage represented by the resulting count is

$$V_{IN} = (N/M) 20V$$

Resolution is related to the number of counts at full scale, or one-half the number of clock pulses in the gate period.

The integrating nature of the VFC is important in achieving accurate conversions. The integrating period is equal to the counting period. This can be used to great advantage to reject unwanted signals of a known frequency. Figure 15 shows that response nulls occur at the inverse of the integration period and its multiples. If 60Hz is to be rejected, for instance, the counting period should be made equal to, or a multiple of 1/60 of a second.

FREQUENCY-TO-VOLTAGE MODE

The VFC100 can also function as a frequency-to-voltage converter by applying an input frequency to the comparator input as shown in Figure 16. The input resistor, R_{IN}, is connected as a feedback resistor. The voltage at the




FIGURE 14. Diagram of a Voltage-to-Frequency Converter and Counter System.




FIGURE 15. Frequency Response of an Integrating
Analog-to-Digital Converter.

integrator amp output is proportional to the ratio of the input frequency to the clock frequency. The transfer function is

 $V_{OUT} = (f_{IN}/f_{CLOCK}) 20V$

This transfer function is complementary to the voltageto-frequency mode transfer function, making voltage-tofrequency-to-voltage conversions simple and accurate.

Direct coupling of the input frequency to the comparator is easily accomplished by driving both comparators with complementary frequency input signals. Alternatively, one of the comparator inputs can be biased at half the logic voltage (using $V_{\rm REF}$ and a voltage divider) and the other input driven directly.

The proper timing of the input frequency waveform is shown in Figure 16. The input pulse should go low for one clock cycle, centered around a falling edge of the clock. The minimum acceptable input pulse width must fall no later than 200nsec before a negative clock edge and rise no sooner than 200nsec after the falling clock

edge. An input pulse which remains low for more than one falling edge of the clock will produce incorrect output voltages. Positive (active high) input pulses can be accepted by reversing the connections to pins 14 and 15. Figure 17 shows a digital conditioning circuit which will accept any input duty cycle and provide the proper pulse width to the comparator. Each rising edge at this circuit's input generates the required negative pulse at the inverting comparator input. The noninverting comparator is driven by a complementary signal.

The integrator amplifier output is designed to drive up to 10,000pF and $5k\Omega$ loads in frequency-to-voltage mode. This allows driving long lines in a large system.

Ripple voltage in the voltage output is unavoidable and is inversely proportional to the value of the integrator capacitor. Figure 18 shows the output ripple and settling time as a function of the C_{INT} value.

The ripple frequency is equal to the input frequency. Its magnitude can be reduced by using a large integrator capacitor value, but at the sacrifice of slow settling time at the voltage output in response to an input frequency change. The settling time constant is equal to $R_{\rm IN} \times C_{\rm INT}.$ A better compromise between output ripple and settling time can be achieved by using a moderately low integrator capacitor value and adding a low-pass filter on the analog output. The cutoff frequency of the filtter should be made below the lowest expected input frequency to the frequency-to-voltage converter.

The system in Figure 20 makes use of both voltage-to-frequency and frequency-to-voltage mode to send a signal across an optically-isolated barrier. This technique is useful not only for providing safety in the presence of high voltages, but for creating high noise rejection in electrically noisy environments. The use of a common




FIGURE 16. Circuit and Timing Diagram of a Frequency-to-Voltage Converter.




FIGURE 17. Digital Timing Input Conditioning Circuit for Frequency-to-Voltage Operation.




FIGURE 18. Frequency-to-Voltage Mode Output
Ripple and Settling Time vs Integrator
Capacitance.

clock frequency causes the two devices to have complementary transfer functions, which minimizes errors.

Optical coupling is facilitated by use of the output oneshot feature. The output pulse is shortened (see Shortened Output Pulses) to allow for the relatively slow turnoff time of the LED. The timing diagram in Figure 19 shows how the accumulated delay of both optical couplers could produce too long an input pulse for the frequency-to-voltage converter, VFC₂ of Figure 20.

An output filter is used to reduce the ripple in the output of VFC₂. In order to most effectively filter the output, both input and output VFCs are offset. By connecting R_1 to $V_{\rm REF}$, an accurate offset is created in the voltage-to-frequency function. Zero volts input now creates a lokHz output. This offset is subtracted in the frequency-to-voltage conversion on the output side, by $V_{\rm REF}$ and R_3 .

MORE PULSE POSITION RESOLUTION

Since output pulses must always align with clock edges, the instantaneous output frequency is quantized and appears to have phase jitter. This effect can be greatly reduced by using a high speed clock so that available clock edges come more frequently. This would also create a high full-scale frequency, but the technique shown in Figure 21 offers an alternative. A high speed




FIGURE 19. Timing Diagram and Oscilloscope Photo of Isolated Voltage-to-Frequency/
Frequency-to-Voltage System.

clock is used to produce high resolution of the output pulse position, but a low full-scale frequency can be programmed.

When an output pulse is generated, the next rising edge of the high frequency clock is delayed for a programmable number of clock counts. Since the integrator reset period (which sets the full-scale range) is determined by the time from rising edge to rising edge at the VFC's clock input once the comparator is tripped, the effective clock frequency is $f_{\text{CLOCK}}/16$. The circuit shown can be programmed for any N from 2 to 16. Since an output pulse must propagate through the VFC before the next rising edge of the clock arrives, maximum clock frequency is limited by the delay time shown in the timing diagram.

With output pulses now able to align with greater resolution, the output has lower phase jitter. Using this technique, the output is suitable for ratiometric (period measurement) type counting. This counting technique achieves the maximum possible resolution for short gate periods (see Burr-Brown Application Note AN-130).




FIGURE 20. Circuit Diagram of Isolated Voltage-to-Frequency/Frequency-to-Voltage System.




FIGURE 21. Circuit Diagram for Increased Pulse Position Resolution.



XTR110



PRECISION VOLTAGE-TO-CURRENT CONVERTER/TRANSMITTER

FEATURES

- 4ma to 20ma transmitter
- SELECTABLE INPUT/OUTPUT RANGES: OV to +5V, OV to +10V Inputs OmA to 20mA, 5mA to 25mA Outputs Other Ranges
- 0.005% MAX NONLINEARITY, 14 BIT
- PRECISION +10V REFERENCE OUTPUT
- SINGLE SUPPLY OPERATION
- CURRENT SOURCING TO COMMON
- WIDE SUPPLY RANGE, 13.5V TO 40V

DESCRIPTION

The XTR110 is a monolithic precision voltage-tocurrent converter. It can convert standard 0V to +10V or 0V to +5V inputs into 4mA to 20mA, or 5mA to 25mA outputs. The required external MOS transistor keeps heat outside the XTR110 package to optimize performance under all output conditions.


A precision +10V reference output can drive 10mA.

APPLICATIONS

- INDUSTRIAL PROCESS CONTROL
- PRESSURE/TEMPERATURE TRANSMITTERS
- CURRENT-MODE BRIDGE EXCITATION
- GROUNDED TRANSDUCER CIRCUITS
- CURRENT SOURCE REFERENCE FOR DATA ACQUISITION
- PROGRAMMABLE CURRENT SOURCE FOR TEST EQUIPMENT
- AUTOMATED MANUFACTURING
- POWER PLANT/ENERGY SYSTEM MONITORING

An external transistor can be added for more current, e.g. 33mA for 300 Ω bridges.

The XTR110 is a key data acquisition component, designed for high noise immunity current-mode transmission. It is also ideal as a precision programmable current source for transducer circuits and test equipment.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

ELECTRICAL


At $T_A=+25^{\circ}C$ and $V_{CC}=+24V$ and $R_L=250\Omega$ + unless otherwise specified. Test circuit: see Figure 1.

PARAMETER	CONDITIONS	XTR110AG			XTR110BG			
		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
TRANSMITTER								
Transfer Function			Io = 10 [(V	REF IN/16) + (Vin1/4) + (Vin	2/2)]/R _{SPAN}		
Input Range: V _{IN1}	Specified performance	0		+10	•		•	V
Vinz	Specified performance	0	1-20 1	+5	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		•	V
Current, lo	Specified performance(1)	4		20	34 A 18		•	mA.
	Derated performance(1)	0		40	1990 🕶 💷		•	mA
Nonlinearity	16mA/20mA span ⁽²⁾		0.01	0.025		0.002	0.005	% of span
Offset Current, los	Io = 4mA(1)							
Initial	(1)		The second second	0.4		eta in li Pari sa st	0.1	% of span
vs Temp	m		1	0.005		20	0.003	% of span/°C
vs Supply, V _{cc}	en en			0.005			0.000	% of span/V
Span Error	I _O = 20mA			0.000		14		70 O. opa.,, v
Initial	(1)		1 1 8 5 6 3	0.6	la de maio		0.2	% of span
	(0)			0.005		5 (17 W 17 B 17 F)	0.003	% of span/°C
vs Temp				0.005	1 3 3 2 3 4 5	100	0.003	% of span/V
vs Supply, Vcc	(1)		40 × 409	0.005				
Output Resistance	From drain of FET (Q _{EXT}) ⁽³⁾		10×109					Ω
Input Resistance	V _{IN1}		27					kΩ
	V _{IN2}		22		1			kΩ
	V _{REF} IN		19					kΩ
Dynamic Response								
Settling Time	To 0.1% of span		15					μsec .
	To 0.01% of span		20	REST OF WELL				μsec .
Slew Rate			1.3			•		mA/μsec
VOLTAGE REFERENCE								
Output Voltage		+9.95	+10	+10.05	+9.98	•	+10.02	V
vs Temp				50			30	ppm/°C
vs Supply, Vcc	Line regulation			0.005			•	%/V
vs Output Current	Load regulation			0.01		1.4	•	%/mA
vs Time			100			•		ppm/1k hrs
Trim Range	(4)	-0.100		+0.25		1.7	•	V
Output Current ⁽⁵⁾	Specified performance	10	357					mA
POWER SUPPLY	<u> </u>		t visit is					
Input Voltage, Vcc		+13.5		+40			•	V
Quiescent Current	Excluding lo		3	4.5		. •	•	mA
TEMPERATURE RANG	E	3114	\$15.45 TH				film Artig	
Specification		-40		+85		0.5		•℃
Operating		-55		+125			•	•≎
Storage	1	-55	1 1 1 1 1 1 1 1 1	+125				•€

^{*}Specification same as grade to the immediate left. +Specifications apply to the range of RL shown in Typical Performance Curves.

NOTES: (1) Including internal reference. (2) Span is the change in output current resulting from a full-scale change in input voltage. (3) Within compliance range limited by (+V_{cc} - 2V) + V_{DS} required for linear operation of the FET. (4) For V_{REF} adjustment circuit see Figure 4. (5) For extended I_{REF} drive circuit see Figure 8.


PIN CONFIGURATION




ABSOLUTE MAXIMUM RATINGS

Power Supply, +V _∞ .		40V
Input Voltage, VIN1, VIN	2, VREF IN	+V _{cc}
Storage Temperature P	Range	55°C to +125°C
Lead Temperature (sole	dering, 10sec)	300°C
Output Short Circuit D	uration, Gate Drive	
and VREF Force	Continuous	to common and +Voc
Output Current Using I	Internal 50Ω Resistor	40mA


ORDERING INFORMATION







TYPICAL PERFORMANCE CURVES

 $T_A = +25$ °C, $V_{CC} = 24$ VDC, $R_L = 250\Omega$ unless otherwise noted







100k

10k

THEORY OF OPERATION

The XTR110 is designed to convert a high level input voltage into a positive output current.

A block diagram of the XTR110 is shown in Figure 1. The circuit contains four main functional blocks: (1) a precision resistor divider network (R_1-R_5) , (2) a voltage-to-current converter (A_1, Q_1, R_6, R_7) , (3) a current-to-current converter (A_2, R_8, R_9, Q_{EXT}) , and (4) a precision +10V reference.

The precision divider network sums three input voltages to the noninverting input of A_1 . These are V_{1N1} (10V full scale), V_{1N2} (5V full scale), and V_{REF} IN (for offsetting).

In the voltage-to-current converter, the op amp, A_1 , forces its input voltage across the span setting resistors, R_6 and R_7 . Since Q_1 is a high gain Darlington, base current error is negligible and all current flows to the current-to-current converter (into R_8). The transfer function including input divider is as follows:

 $I_{R8} = [(V_{REF} IN/16) + (V_{IN1}/4) + (V_{IN2}/2)]/R_{SPAN}$ where R_{SPAN} is the resistance from Q_1 emitter to common.

The current-to-current converter is the output section of the XTR110 transmitter. The voltage across the 500Ω resistor (R₈) is forced across the 50Ω resistor (R₉) by A₂

and the external MOSFET (Q_{EXT}). Since no current flows in the gate of the MOSFET, all current is delivered to the output. This current (I_{OUT}) is ten times the internal current through R₈. Use of the external transistor keeps power out of the precision IC to maintain accuracy.

The overall transfer function for the XTR110 transmitter is:

 $I_0 = 10[(V_{REF} IN/16) + (V_{INI}/4) + (V_{IN2}/2)]/R_{SPAN}$

For output currents beyond 40mA an external resistor can be used in place of R₉.

The +10V reference provides input offsetting, e.g. 4mA offset for the 4ma to 20mA output configuration. The reference can deliver 10mA and is protected from shorts to common. Higher current can be provided for other applications by using an external NPN transistor connected to the sense and force pins.

INSTALLATION AND OPERATING INSTRUCTIONS

BASIC CONNECTION

The basic connection of the XTR110 is the standard 0V to +10V input; 4mA to 20mA output configuration is shown in Figure 1.




FIGURE 1. Block Diagram of the XTR110 in Basic Connection: 0V to +10V in, 4mA to 20mA out.

 $+V_{\rm CC}$ may originate at the XTR110 site or may be brought in as part of a three-wire twisted line. Be sure to use sufficient bypassing close to the XTR110 on the $+V_{\rm CC}$ line.

EXTERNAL TRANSISTOR

Connections to the MOSFET are gate drive (pin 14) and source resistor (pin 1). To eliminate errors due to resistance in the connection between pin 1 and the source of the external transistor, connect pin 13 directly to pin 1 as shown in Figure 1.

The output of A2, pin 14, is intended to drive a MOSFET or PNP external pass transistor, and for that reason, is atypical of op amp outputs. The output stage can be visualized as a 300 μ A current source in parallel with an NPN collector. The NPN is the active element that, through feedback, determines where the gate drive should be set. It is capable of sinking over 15mA.

External MOSFET

The XTR110 can operate with a variety of output transistors having appropriate breakdown voltage and power rating which is influenced by package type. Some general observations on package thermal characteristics are listed in Table I.

TABLE I. External Transistor Package Type and Dissipation.

Package Type	Allowable Power Dissipation
TO-92	Lowest: Use minimum supply and at +25°C.
TO-237	Acceptable: Trade-off supply and temperature.
TO-39	Good: Adequate for majority of designs.
TO-220	Excellent: For prolonged maximum stress.
TO-3	Overkill: If nothing else is available.

Maximum power dissipation of the external transistor can be derived from the derating curve. It can also be calculated from the thermal characteristics using the equation below:

$$P_A = P_D - (T_A - 25)/\theta_{JA}$$

 P_A = Power to be dissipated at T_A

 $T_A = Maximum ambient temperature$

 $P_D = Maximum continuous power dissipation at$ +25°C (I_DV_{DS})

 θ_{IA} = Junction to ambient thermal resistance

(Refer to the manufacturer's data sheet for required numbers.)

Table II shows suitable MOSFET output transistors.

Summary of points to consider for selecting the transistor are:

- 1. Power rating—Equal to $1.5 \times P_A$ if possible, or at least equal to P_A .
- Drain-source breakdown—Greater than maximum expected V_{DS}. This includes any additional voltage that may exist between the transmitter and receiver grounds.
- 3. Gate-source breakdown—Greater than $+V_{CC}$, because V_{CC} will be applied gate-to-source, under the condition of an open drain line (V_{GATE} then = 0V). Most

MOSFETS will tolerate only 20V, but a zener (12V or more) connected gate-to-source will clamp the junction and remain off during normal operation.

TABLE II. Available P-Channel MOSFETs.

Manufacturer	Part No.	BVD88	BV _{GS} *	Package
Ferranti	ZVP1304A	-40V	20V	TO-92
wine mene	ZVP1304B	-40V	20V	TO-39
and the second	ZVP1306A	-60V	20V	TO-92
	ZVP1306B	−60V	20V	TO-39
International Rectifier	IRF9513	-60V	20V	TO-220
Motorola	MTP8P08	−80V	20V	TO-220
RCA	RFL1P08	-80V	20V	TO-39
Activation	RFT2P08	-80V	20V	TO-220
Siliconix	VP0300B	-30V	40V	TO-39
(preferred)	VP0300L	-30V	40V	TO-92
	VP0300M	-30V	40V	TO-237
	VP0808B	-80V	40V	TO-39
	VP0808L	-80V	40V	TO-92
	VP0808M	-80V	40V	TO-237
Supertex	VP1304N2	-40V	20V	TO-220
	VP1304N3	-40V	20V	TO-92
	VP1306N2	-60V	20V	TO-220
	VP1306N3	-60V	20V	TO-92

 $^*BV_{DSS}-$ Drain-source breakdown voltage. $BV_{GS}-$ Gate-source breakdown voltage.

External PNP Transistor

A PNP bipolar transistor can also be used for the output, but will result in a slight drop in end-point accuracy and linearity. A TN2905 in a TO-237 package performs adequately. The resulting offset shift can be calculated by 4mA/beta, and the span shift by 16mA/beta. For example, with beta = 250 the offset shift will be $16\mu A$ (0.1% of span) and span shift $64\mu A$ (0.4% of span). To correct for offset error use the potentiometer shown in Figure 5. To correct for span error, use an external resistor, RPAD, connected in parallel with the internal resistor, as shown in Figure 2. RPAD can be calculated as follows:

$$R_{PAD} = \frac{1}{\frac{1}{50} - \frac{1}{50 \times \frac{\Delta Span}{Span}}}$$

Small nonlinearity degradation (0.01% typical at 24V_{CC}) results from changes in beta caused by changes in power as collector current varies from 4mA to 20mA. A heat sink can be added to minimize the heat dissipation effect.

A Darlington configuration (two separate PNPs) can also be used with no degradation in end-point accuracy and linearity. A $0.047\mu F$ capacitor across pins 13 and 14 is required for stability as shown in Figure 3. Single-packaged Darlingtons with internal bleeder resistors are not recommended since they will severely degrade accuracy.

To select a bipolar transistor, follow the same points as for MOSFETs. Note, however, the base-emitter breakdown is not considered because this junction is forward biased should the collector open.




FIGURE 2. PNP Output Transistor (R_{PAD} corrects for span error caused by beta).




FIGURE 3. Darlington Output Composed of Two PNP
Transistors.

COMMONS

Careful attention should be directed toward proper connection of the commons. All commons should be joined at one point as close to pin 2 of the XTR110 as possible. The exception is the I_{OUT} return. It can be returned to any place where it will not modulate the common at pin 2.

VOLTAGE REFERENCE

The reference voltage is accurately regulated at pin 12 (V_{REF} sense). To preserve accuracy, any load including pin 3 should be connected to this point.

The circuit in Figure 4 shows coarse and fine adjustment of the voltage reference.




FIGURE 4. Optional Adjustment of Reference Voltage.

OFFSET (ZERO) ADJUSTMENT

The offset current can be adjusted by using the potentiometer, R_1 , shown in Figure 5. The procedure is to set the input voltage to zero and then adjust R_1 to give 4mA at the output. For spans starting at 0mA, the following special procedure is recommended: set the input to a small nonzero value and then adjust R_1 to the proper output current. When the input is zero the output will be zero. Figures 6 and 7 show graphically how offset is adjusted.

SPAN ADJUSTMENT

The span is adjusted at the full-scale output current using the potentiometer, R_2 , shown in Figure 5. This adjustment is interactive with the offset adjustment, and a few iterations may be necessary. For the circuit shown, set the input voltage to $\pm 10V$ full scale and then adjust R_2 to give 20mA full-scale output. Figures 6 and 7 show graphically how span is adjusted.

The values of R_2 , R_3 , and R_4 for adjusting the span are determined as follows: choose R_4 in series to slightly decrease the span; then choose R_2 and R_3 to increase the span to be adjustable about the center value.




FIGURE 5. Offset and Span Adjustment Circuit for 0V to +10V Input, 4mA to 20mA Output.




FIGURE 6. Zero and Span of 0V to +10V Input, 4mA to 20mA Output Configuration (see Figure 5).




FIGURE 7. Zero and Span of 0V to +10V_{IN}, 0mA to 20mA Output Configuration (see Figure 5).

STANDARD CURRENT RANGES OR SPANS

Table III shows the pin connections for standard XTR110 current ranges.

EXTENDED SPAN

For spans beyond 40mA, the internal 50Ω resistor (R₉) may be replaced by an external resistor connected between pins 13 and 16.

Its value can be calculated as follows:

$$R_{EXT} = R_9 (Span_{OLD}/Span_{NEW})$$

Since the internal thin-film resistors have a 20% absolute value tolerance, measure R_9 before determining the final value of $R_{\rm EXT}$. Self-heating of $R_{\rm EXT}$ can cause nonlinearity. Therefore, choose one with a low TC and adequate power rating. See Figure 12 for application.

EXTENDED REFERENCE CURRENT DRIVE

The current drive capability of the XTR110's internal reference is 10mA. This can be extended if desired by adding an external NPN transistor shown in Figure 8.

LOW TEMPERATURE COEFFICIENT (TC) OPERATION

Although the precision resistors in the XTR110 track within lppm/°C, the output current depends upon the absolute temperature coefficient of any one of the resistors, R₆, R₇, R₈, and R₉. Since the absolute TC of the resistors is 20ppm/°C, maximum, the TC of the output




FIGURE 8. Extended Reference Current Drive.

current can have $20ppm/^{\circ}C$ drift. For low TC operation, zero TC resistors can be substituted for either the span resistors (R_6 or R_7) or for the source resistor (R_9) but not both.

ERROR CALCULATIONS

Errors can be calculated by considering these key parameters:

- 1. Offset Current (Initial, vs Temperature, vs Supply)
- 2. Span Error (Initial, vs Temperature, vs Supply)
- 3. Nonlinearity

Lower errors can readily be obtained by externally adjusting the initial offset and span errors to zero (see Performance Curves).

TYPICAL APPLICATIONS

The XTR110 is ideal for a variety of applications requiring high noise immunity current-mode signal transmission. The precision +10V reference is convenient and can be exciting for bridges and transducers. Selectable ranges make it very useful as a precision programmable current source. The compact design and low price of the XTR110 allow versatility with a minimum of external components and design engineering expense.

Figures 9 through 13 show typical applications of the XTR110.

TABLE III. Pin Connections for Standard Ranges.

Input Range (V)	Output Range (mA)	Pin 3	Pin 4	Pin 5	Pin 9	Pin 10
0 - 10 2 - 10	0 - 20 4 - 20	Com	Input	Com	Com	Com
0 - 10	4 - 20	+10V Ref	Input	Com	Com	Open
0 - 10	5 - 25	+10V Ref	Input	Com	Com	Com
0 - 5 1 - 5	0 - 20 4 - 20	Com	Com	Input	Com	Com
0 - 5	4 - 20	+10V Ref	Com	Input	Com	Open
0-5	5 - 25	+10V Ref	Com	Input	Com	Com




FIGURE 9. 4mA to 20mA Single-Supply Thermistor Transmitter for Energy Management Systems.




FIGURE 10. 4mA to 20mA Single-Supply Bridge Transmitter.




FIGURE 11. 0mA to 20mA Single-Supply Thermocouple Transmitter.




FIGURE 12. 0A to 10A High Current Voltage-to-Current Converter.





FIGURE 13. Isolated 4mA to 20mA Channel



HIGH PERFORMANCE DICE BACKED BY BURR-BROWN'S TRADITION OF QUALITY

Many of Burr-Brown's high-performance monolithic products are available in die form.

All Burr-Brown dice products are the same as those used in our high quality, high performance monolithic and hybrid devices and are proven in demanding applications throughout the world. The dice are manufactured and tested at our Tucson Microtechnology facility using the most advanced equipment and methods available, assuring total control of quality and reliability for every product.

The state-of-the-art performance achieved by these precision monolithic products reflects Burr-Brown's unmatched technical capabilities in:

Low-noise processing / High-stability nichrome thin-film resistors / Active laser trimming / Dielectric isolation / Patented circuit design

At Burr-Brown, concern for quality is a fundamental part of wafer processing. Dice are 100% visually inspected according to MIL-STD-883, Method 2010 Condition B. All wafers are 100% probe tested to specified electrical test limits.

The data sheets and process descriptions provide detailed information on these quality dice.

INTEGRATED CIRCUIT DICE

QUALITY

Visual Inspection: All dice and wafers are 100% visually inspected to MIL-STD-883, Method 2010, Condition B. Dice receive an additional in-process Quality Control inspection to 0.65% AQL.

Probe Tests: All wafers are 100% electrically probe tested to the electrical probe test limits specified in the die data sheet. Due to possible parametric shifts during die separation and assembly, these specifications are not guaranteed after assembly.

Unprobed Parameters: Parameters not specified on the device data sheet are not probed or guaranteed. The dice performance will typically be equivalent to its corresponding part numbered packaged device.

PACKAGING

Package: Dice are packaged face-up in individually compartmented anti-static plastic carriers (waffle packs) and are oriented for automated assembly. Carriers are heat sealed in plastic bags with a dry atmosphere.

Marking: Each die carrier is marked with:

- 1. Burr-Brown part number
- 2. Lot number
- 3. Wafer number
- 4. QA seal and date
- 5. Quantity
- 6. QC identification number

If required, customer part number and order number can be marked on each package.

Storage: High humidity and corrosive atmospheres can cause oxidation or corrosion of the aluminum metalization on wire bond pads. Dice should be stored in a clean dry environment and should be protected from static damage. Storage in a dust-free cabinet with a dry nitrogen atmosphere is recommended.

DIE HANDLING PRECAUTIONS

Static Damage: All integrated circuits can suffer damage from electrostatic discharge. Even precision bipolar devices can suffer subtle parametric damage (increased offset voltage, drift, noise, etc.) if precautions are not adequate. Anti-static work stations are recommended when handling or assembling precision semiconductor devices.

Atmosphere: Die carriers should be opened only in a dust-free environment with a dry non-corrosive atmosphere.

Handling: Although each die is protected by a thick (8000Å minimum) glassivation layer, care should be taken to keep from scratching the surface of the die. Carriers must not be opened for inspection by unqualified personnel. Anti-static protection is recommended when handling or assembling dice.

HYBRID CIRCUIT ASSEMBLY RECOMMENDATIONS

Die Attach: Die attach with silver conductive epoxy or polyimide is recommended to minimize assembly shifts and preserve the accuracy and precision inherent in the die

Burr-Brown dice are gold-backed and can be eutectically die-attached using a 98/2 gold/silicon preform and a die/substrate temperature of 400°C to 430°C. Exposure time to die attach temperatures should be minimized as permanent parametric shifts can occur.

Assembly in hermetic packages under adequate moisture control is recommended in order to preserve parametric performance and stability.

Wire Bond: Wire bonding may be done with 1.25 mil 99.99% pure gold wire using thermo-sonic techniques or by ultrasonic bonders using 1.25 mil 99/1 aluminum/silicon wire. Wire bond pad size is 4×4 mils minimum and aluminum metalization thickness is 8000\AA minimum.


ORDERING INFORMATION

Part Number:	OPA27 C D
Basic device part number ————	
Grade/Temperature Range (see data sheet for proper suffix)	
Designation: Dice	

Minimum Order: Dice are subject to minimum order quantities. Consult your local sales office for details on minimum order size and for pricing.

Returns: Returns must be authorized by Burr-Brown. If dice fail visual inspection according to MIL-STD-883, Method 2010, Condition B and 0.65% AQL the entire lot must be returned in their original carriers along with detailed documentation showing reason for rejection.

WAFER PROCESSING





DAC811 DIE

Microprocessor-Compatible 12-BIT DIGITAL-TO-ANALOG CONVERTER DIE


DESCRIPTION

The DAC811 is a complete single-chip integrated circuit microcomputer-compatible 12-bit digital-to-analog converter. The chip includes a precision voltage reference, microcomputer interface logic, double-buffered latch, and a 12-bit D/A converter with a voltage output amplifier. Fast current switches and a laser-trimmed thin-film resistor network provide a highly accurate and fast D/A converter.

Microcomputer interfacing is facilitated by a doublebuffered latch. The input latch is divided into three 4-bit nybbles to permit interfacing to 4-, 8-, 12- or

DIE TOPOGRAPHY

19 18 17 16 15 14 13 12



Die Size: 134 \times 128 mils Bonding Pad Size: 4 \times 4 mils Backside Contact: Gold 16-bit buses and to handle right- or left-justified data. The 12-bit data in the input latches is transferred to the D/A latch to hold the output value.

Input gating logic is designed so that loading the last nybble or byte of data can be accomplished simultaneously with the transfer of data (previously stored in adjacent latches) from adjacent input latches to the D/A latch. This feature avoids spurious analog output values while using an interface technique that saves computer instructions.

Pad	Name	Function
1 1	V _{DD}	Logic Supply, +5V.
2	WR	WRITE, command signal to load
		latches. Logic low loads latches.
3	LDAC	LOAD D/A CONVERTER, enables
		WR to load the D/A latch. Logic
		low enables.
4	N _A	NYBBLE A, enables WR to load input
		latch A (the most significant
		nybble). Logic low enables.
5	N _B	NYBBLE B, enables WR to load
	_	input latch B. Logic low enables.
6	Nc	NYBBLE C, enables WR to load input
		latch C (the least significant
		nybble). Logic low enables.
7	D ₁₁	DATA, Bit 12, MSB, positive true.
8	D10	DATA, Bit 11.
9	D ₉	DATA, Bit 10.
10	D ₈	DATA, Bit 9.
11	D ₇	DATA, Bit 8.
12	D ₈	DATA, Bit 7.
13	D ₈	DATA, Bit 6.
14	D ₈	DATA, Bit 5.
15	DCOM	DIGITAL COMMON, V _{DD} supply return.
16	D ₀	DATA, Bit 1, LSB.
17	D ₁	DATA, Bit 2.
18	D ₂	DATA, Bit 3.
19	D ₃	DATA, Bit 4.
20	+Vcc	Analog Supply Input, +15V or +12V.
21	-Vcc	Analog Supply Input, -15V or -12V.
22	GAIN ADJ	To externally adjust gain.
23a, 23b	ACOM	ANALOG COMMON, ±V _{CC} supply return (connect together).
24	Vout	D/A converter voltage output.
25	10V RANGE	Connect to pin 24 for 10V Range.
26	SJ	SUMMING JUNCTION of output
20	-	amplifier.
27	BPO	BIPOLAR OFFSET. Connect to pin
		26 for Bipolar Operation.
28	REF OUT	6.3V reference output.

ELECTRICAL PROBE LIMITS(1)

 $T_A = +25$ °C. $\pm V_{CC} = 15$ V unless otherwise noted.

MODEL		DAC811JD		
PARAMETER	MIN	MIN TYP		UNITS
INPUT				
DIGITAL INPUT				
Resolution			12	Bits
Codes ⁽²⁾		USB, BOB	100000000000000000000000000000000000000	
V _{IH}	+2.0		+15	VDC
VIL	0.0	4.5	+0.8	VDC
I_{IH} , $V_I = +2.7V$			+10	μΑ
$I_{IL}, V_I = +0.4V$	L	L	±20	μΑ
TRANSFER CHARAC	TERISTIC	3		365 365
ACCURACY				
Linearity Error		±1/4	±1/2	LSB
Differential Linearity		±1/2	±1	LSB
Error				
Gain Error ⁽³⁾ Offset Error ⁽³⁾⁽⁴⁾		±0.1	±0.2	%
	L	±10	±30	mV
OUTPUT			, ,	
ANALOG OUTPUT	1			
Voltage Range (±Vcc				
=15V) ⁽⁶⁾ :			,	
Unipolar		0 to +10		V
Bipolar Output Current		±5, ±10		V
Short Circuit to	±5			mA
Common Duration		Indefinite		
REFERENCE		macmine		
VOLTAGE				
Voltage	+6.2	+6.3	+6.4	V
Source Current	, 0.2	0.0	10.7	
Available for			1	
External Loads	+2.0			mA
Short Circuit to				
Common Duration		Indefinite		
POWER SUPPLY REQ	UIREMEN	TS		
Voltage: +Vcc	+11.4	+15	+16.5	VDC
-V _{cc}	-11.4	-15	-16.5	VDC
V _{DD}	+4.5	+5	+5.5	VDC
Current (no load):		1.2		
+V _{cc}		+16	+25	mA
-V _{cc}		-23	-35	mA
V _{DD} Potential at DCOM	*-	+8	+15	mA
with Respect to				
ACOM ⁽⁷⁾			±0.5	v
Power Dissipation	1.0	625	800	mW
TEMPERATURE RANG	F			
			1 70 T	
Specification:	0		+70	°C

NOTES: (1) All dice are 100% probe tested and are guaranteed to meet the above probe limits. Due to possible wafer saw and assembly shifts, probe parameters are not guaranteed for assembled units. (2) USB = Unipolar Straight Binary; BOB = Bipolar Offset Binary. (3) Adjustable to zero with external trim potentiometer. (4) Error at input code 000₁₆ for both unipolar and bipolar ranges. (5) FSR means Full Scale Range and is 20V for the ±10V range. (6) Minimum supply voltage required for ±10V output swing is ±13.5V. Output swing for ±11.4V supplies is at least -8V to +8V. (7) The maximum voltage at which ACOM and DCOM may be separated without affecting accuracy specifications.

ABSOLUTE MAXIMUM RATINGS


+V _{cc}	
-V _{cc} to ACOM	
V _{DD} to DCOM	0 to +7\
V _{DD} to ACOM	····· ±7\
ACOM to DCOM	····· ±7\
Digital Inputs to DCOM	0.4V to +18V
External Voltage Applied to 10V Range	Resistor ±12\
REF OUT	
External Voltage Applied to DAC Output	
Storage Temperature	
Junction Temperature	

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.


PACKAGING


DAC811 dice are visually inspected to MIL-STD-883, method 2010, Test Condition B and are shipped in sealed carriers.

ORDERING INFORMATION



TIMING DIAGRAMS





TIMING SPECIFICATIONS

Digital Interface Timing	
Twe, WR pulse width (min)	50ns
Taw1, Nx and LDAC valid to end of WR (min)	50ns
Tow, data valid to end of WR (min)	80ns
T _{DM} , data valid hold time (min)	.Ons

OPERATION

DAC811 is a complete single IC chip12-bit D/A converter. The chip contains a 12-bit D/A converter, voltage reference, output amplifier, and microcomputer-compatible input logic as shown in Figure 1.




FIGURE 1. DAC811 Block Diagram.

INTERFACE LOGIC

Input latches A, B, and C hold data temporarily while a complete 12-bit word is assembled before loading into the D/A register. This double-buffered organization prevents the generation of spurious analog output values. Each register is independently addressable.

These input latches are controlled by N_A , N_B , N_C and WR. N_A , N_B , and N_C are internally NORed with WR so that the input latches transmit data when both N_A (or N_B , N_C) and WR are at logic "0". When either N_A (or N_B , N_C) or WR go to logic "1", the input data is latched into the input registers and held until both N_A (or N_B , N_C) and WR go to logic "0".

The D/A latch is controlled by LDAC and WR. LDAC and WR are internally NORed so that the latches transmit data to the D/A switches when both LDAC and WR are at logic "0". When either LDAC or WR are at logic "1", the data is latched in the D/A latch and held until LDAC and WR go to logic "0".

All latches are level-triggered. Data present when the control signals are logic "0" will enter the latch. When any one of the control signals returns to logic "1", the data is latched. A truth table for all latches is given in Table I.

GAIN AND OFFSET ADJUSTMENTS

Figures 2 and 3 illustrate the relationship of Offset and Gain adjustments to unipolar and bipolar D A converter output.

TABLE I. DAC811 Interface Logic Truth Table.

WR	N _A	N _B	N _c LDAC	OPERATION
1	×	х	х х	No Operation
0	0	1	1 1	Enables Input Latch 4MSB's
0	1	0	1 1	Enables Input Latch 4 Middle Bits
0	1	1	0 1	Enables Input Latch 4 LSB's
0	1	1	1 0	Loads D/A Latch From Input Latches
0	0	0	0 0	All Latches Transparent

"X" = Don't Care.




FIGURE 2. Relationship of Offset and Gain Adjustments for a Unipolar D/A Converter




FIGURE 3. Relationship of Offset and Gain Adjustments for a Bipolar D/A Converter.

OFFSET ADJUSTMENT

For unipolar (USB) configurations, apply the digital input code that should produce zero voltage output and adjust the Offset potentiometer for zero output. For bipolar (BOB, BTC) configurations, apply the digital input code that should produce the maximum negative output voltage and adjust the Offset potentiometer for minus full scale voltage. Example: If the Full Scale Range is connected for 20V, the maximum negative output voltage is -10V. See Table II for corresponding codes.

GAIN ADJUSTMENT

For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive voltage output. Adjust the Gain potentiometer for this positive full scale voltage. See Table II for positive full scale voltages.

TABLE II. Digital Input/Analog Output, $\pm V_{CC} = \pm 15V$.

	ANALOG OUTPUT VOLTAGE			
DIGITAL INPUT	0 to +10V	±5V	±10V	
12-Bit Resolution MSB LSB				
111111111111	+9.9976V	+4.9976V	+9.9951V	
10000000000	+5.0000V	0.0000V	0.0000V	
011111111111	+4.9976V	-0.0024V	-0.0049V	
00000000000	0.0000V	-5.0000V	-10.0000V	
1LSB	2.44mV	2.44mV	4.88mV	

±12V OPERATION

The DAC811 is fully specified for operation on $\pm 12V$ power supplies. However, in order for the output to swing to $\pm 10V$, the power supplies must be $\pm 13.5V$ or greater. When operating with $\pm 12V$ supplies, the output swing should be restricted to $\pm 8V$ in order to meet specifications.

LOGIC INPUT COMPATIBILITY

The DAC811 digital inputs are TTL, LSTTL, and 54/74HC CMOS-compatible over the operating range of V_{DD}. The input switching threshold remains at the TTL threshold over the supply range.

The logic input current over temperature is low enough to permit driving the DAC811 directly from the outputs of 4000B 54/74C CMOS devices.

INSTALLATION

POWER SUPPLY CONNECTIONS

Decoupling: For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram, Figure 4. These capacitors (1μ F to 10μ F tantalum recommended) should be located close to the DAC811.




FIGURE 4. Power Supply, Gain, and Offset Potentiometer Connections.

The DAC811 features separate digital and analog power supply returns to permit optimum connections for low noise and high speed performance. The Analog Common (pad 23) and Digital Common (pad 15) should be connected together at one point. Separate returns minimize current flow in low level signal paths if properly connected. Logic return currents are not added into the analog signal return path. A ±0.5V difference between ACOM and DCOM is permitted for specified operation. High frequency noise on DCOM with respect to ACOM may permit noise to be coupled through to the analog output, therefore, some caution is required in applying these common connections. The Analog Common is the high quality return for the D/A converter and should be connnected directly to the analog reference point of the system. The load driven by the output amplifier should be returned to the Analog Common.

EXTERNAL OFFSET AND GAIN ADJUSTMENT

Offset and Gain may be trimmed by installing external Offset and Gain potentiometers. Connect these potentiometers as shown in Figure 4. TCR of the potentiometers should be $100\text{ppm}/^{\circ}\text{C}$ or less. The $1.0\text{M}\Omega$ and $3.9\text{M}\Omega$ resistors (20% tolerance or better) should be located close to the DAC811 to prevent noise pickup. If it is not convenient to use these high value resistors, an equivalent "T" network, as shown in Figure 5; may be substituted in each case. The Gain Adjust is a high impedance point and a $0.001\mu\text{F}$ to $0.01\mu\text{F}$ ceramic capacitor should be connected from this pin to Analog Common to reduce noise pickup in all applications, including those not employing external gain adjustment.




FIGURE 5. Equivalent Resistances.

OUTPUT RANGE CONNECTIONS

Internal scaling resistors provided in the DAC811 may be connected to produce bipolar output voltage ranges of ±10V and ±5V or unipolar output voltage range of 0 to +10V. The 20V range (±10V bipolar range) is internally connected. Refer to Figure 6. Connections for the output ranges are listed in Table III.




FIGURE 6. Output Amplifier Voltage Range Scaling Circuit.

TABLE III. Output Range Connections.

Output Range	Digital Input Codes	Connect Pin 25 To	Connect Pin 27 To
0 to +10V	USB	24	23
±5V	BOB or BTC	24	26
±10V	BOB or BTC	NC	26



DAC7700 DIE


Current Output 16-BIT DIGITAL-TO-ANALOG CONVERTER DIE

DESCRIPTION

The DAC7700KD is complete 16-bit digital-toanalog converter that includes a precision buriedzener voltage reference on one small monolithic chip. A combination of current-switch design techniques accomplishes not only 14-bit monotonicity over the entire specified temperature range but also a maximum end-point linearity error of $\pm 0.003\%$ of full-scale range.

Digital inputs are complementary binary coded and are TTL-, LSTTL-, 54/74C- and 54/74HC-compatible over the entire temperature range. Outputs of 0 to -2mA and ±1mA are available.

DIE TOPOGRAPHY



Pad	Function	Pad	Function
1	Bit 1 (MSB) Input	16	Bit 15 Input
2	Bit 2 Input	17	Bit 16 Input
3	Bit 3 Input	18	R _{FB} — 10kΩ
4	Bit 4 Input	19	No Connection
5	Bit 5 Input	20	R _{FB} - 10kΩ
6	Bit 6 Input	21	+5V Supply
7	Bit 7 Input	22	Digital Ground
8	Bit 8 Input	23	Analog Ground
9	Bit 9 Input	24	Current Output
10	Bit 10 Input	25	Bipolar Offset
11	Bit 11 Input	26	Gain Adjust
12	Bit 12 Input	27	+15V Supply
13	-15V Supply	28	Reference Output
14	Bit 13 Input	29	-15V Supply
15	Bit 14 Input	30	Zener test point. Do not use.

Die size: 153×120 mils Bonding pad size: 4×4 mils Backside contact: gold

ELECTRICAL PROBE LIMITS (1)

At $T_A = +25^{\circ}\text{C}$ and $\pm V_{\text{CC}} = 15\text{V}$, $V_{\text{DD}} = +5\text{V}$ unless otherwise noted.

MODEL	DAC7700KD				
PARAMETER	MIN	TYP	MAX	UNITS	
INPUT					
DIGITAL INPUT	15000				
Resolution			16	Bits	
Digital Inputs				Policinal Service	
V _{IH}	+2.4		+V _{cc}	٧	
ViL	-1.0		+0.8	٧	
$I_{1H_1} V_1 = +2.7V$		1	+40	μA	
$I_{iL}, V_i = +0.4V$		-0.35	-0.5	mA	
TRANSFER CHARACTERI	STICS			**	
ACCURACY(2)		100	or the Autom	wisini ng ng	
Linearity Error ⁽³⁾ Differential		±0.0015	±0.003	% of FSR ⁴	
Linearity Error ⁽³⁾		±0.003	±0.006	% of FSR	
Gain Error ⁽⁵⁾		±0.07	±0.15	%	
Zero Error ^{(5) (6)}		+1	+2	μA	
Monotonicity	14	15		Bits	
OUTPUT					
Unipolar (CSB Code)(8)		0 to -2		mA	
Output Impedance (8)		4		kΩ	
Bipolar (COB Code)(8)		±1		mA	
Output Impedance ⁽⁶⁾		2.45		kΩ	
Compliance Voltage		±2.5		٧	
REFERENCE VOLTAGE	in a			1 × 35	
Voltage	+6.0	+6.3	+6.6	V	
Source Current Available			*.		
for External Loads		+2.5	L	mA	
POWER SUPPLY REQUIRE	EMENTS			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
Voltage:	H 6 H				
+V _{cc}	11.4	15	16.5	· V	
-V _{cc}	11.4	15	16.5	V .	
V _{DD}	+4.5	+5	+16.5	٧	
Current (no load) +Vcc		+10	+25		
+Vcc -Vcc		-13	+25 -25	mA mA	
−V _{CC} V _{DD}		-13	+8	mA mA	
Power Dissipation				""^	
$(V_{DD} = +5.0V)^{(9)}$		365	790	mW	
TEMPERATURE RANGE		1 303	1	1	
		T	70	T	
Specification:	0		70	°C	

PERFORMANCE CHARACTERISTICS

Parameters included are for design information and are not guaranteed or subject to test.

PARAMETER	MIN	TYP	MAX	UNITS
DRIFT(over				
specification				
temperature				
range)			1.00	
Total Error	100			
Over				
Temperature				
Range (all				
models)(10)		±.08	±0.15	% of FSR
Total Full Scale Drift:		1000		
Unipolar models	2.	±10	±30	ppm of FSR/°C
Bipolar models		±10	±25	ppm of FSR/°C
Gain Drift (all models)		±10	±25	ppm/°C
Zero Drift:	50.0	100 40 50		And the Section
Unipolar models		±2.5	±5	ppm of FSR/°C
Bipolar models		±5	±12	ppm of FSR/°C
Differential Linearity			,	
Over Temp. (3)			+0.009,	% of FSR
			-0.006	
Linearity Error				
Over Temp. (3)		1	±0.006	% of FSR

PERFORMANCE CHARACTERISTICS (CONT)

PARAMETER	MIN	TYP	MAX	UNITS
Reference Temp- erature Coefficient		7.4	25	ppm/°C
SETTLING TIME (to ±0.003% of FSR) ⁽⁷⁾ Full Scale Step (2mA),				
10 to 100Ω load 1kΩ load		350 1	1000 3	nsec µsec

NOTES: (1) All dice are 100% probe tested and guaranteed to meet the above probe limits. Due to possible wafer saw and assembly shifts, probe parameters are not guaranteed for assembled units. (2) DAC7700KD is specified and tested with an external output operational amplifier connected using the internal feedback resistor in all parameters except settling time. (3) $\pm 0.0015\%$ of full-scale range is equivalent to 1LSB in 16-bit resolution. ±0.003% of full-scale range is equivalent to 1LSB in 15-bit resolution. ±0.006% of full-scale range is equivalent to 1LSB in 14-bit resolution. (4) FSR means full-scale range and is 20V for the ±10V range, 10V for the 0 to +10V range. FSR is 2mA for the ± 1 mA range and the 0 to ± 2 mA range. (5) Adjustable to zero with external trim potentiometer. Adjusting the gain potentiometer rotates the transfer function around the zero point. (6) Error at input code FFFFH for CSB operation, 7FFFH for COB operation. (7) Maximum represents the 3σ limit. Not 100% tested for this parameter. (8) Tolerance on output impedance and output current is ±30%. (9) Power dissipation is an additional 40mW when Vpp is operated at +15V. (10) With gain and zero errors adjusted to zero at +25°C.

ABSOLUTE MAXIMUM RATINGS

+V _{cc} to Common	0V, +18V
−V _{cc} to Common	0V, -18V
V _{DD} to Common	0V, +18V
V _{DD} to Common	1V, +18V
Reference Out to Common Indefinite Shore	
External Voltage Applied to R _F	±18V
Power Dissipation	1000mW
Storage Temperature	°C to +150°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

PACKAGING

DAC7700 dice are visually inspected to MIL-STD-883, Method 2010, Test Condition B, and are shipped in sealed carriers.

ORDERING INFORMATION

	· · · Di	AC//00 K D
Basic Model Number —		JII
Grade/Temperature Range K = 0°C to +70°C		
Package Code D = Die	F	

OPERATING INSTRUCTIONS

POWER SUPPLY CONNECTIONS

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram. $1\mu F$ tantalum capacitors should be located close to the D/A converter.

EXTERNAL ZERO AND GAIN ADJUSTMENT

Zero and gain may be trimmed by installing external zero and gain potentiometers. Connect these potentiometers as shown in the Connection Diagram and adjust as described below. TCR of the potentiometers should be $100 \text{ppm}/^{\circ}\text{C}$ or less. The $3.9 \text{M}\Omega$ and $270 \text{k}\Omega$ resistors ($\pm 20\%$ carbon or better) should be located close to the D/A converter to prevent noise pickup. If it is not convenient to use these high-value resistors, an equivalent "T" network, as shown in Figure 1, may be substituted in place of the $3.9 \text{M}\Omega$ part. A $0.001 \mu\text{F}$ to $0.01 \mu\text{F}$ ceramic capacitor may be needed from Gain Adjust to Common to reduce noise pickup. Refer to Figures 2 and 3 for the relationship of zero and gain adjustments to unipolar and bipolar D/A converters.

Zero Adjustment

For unipolar (CSB) configurations, apply the digital input code that produces zero voltage or zero current output and adjust the zero potentiometer for zero output.

For bipolar (COB) configurations, apply the digital input code that produces zero output voltage or current. See Table I for corresponding codes and the Connection Diagram, Figure 4, for zero adjustment circuit connections. Zero calibration should be made before gain calibration.




FIGURE 1. Equivalent Resistances.




FIGURE 2. Relationship of Zero and Gain Adjustments for Unipolar D/A Converters.




FIGURE 3. Relationship of Zero and Gain Adjustments for Bipolar D/A Converters.

TABLE I. Digital Input and Analog Output Relationships.

				CURRENT	OUTPUT MO	DDES				
				Anal	og Output			13.75		
		Unipol	er, 0 to -2m/	1 11 11 11			Bipolar, ±	1mA		
Digital Input Code	16-bit		15-bit	14-bit		16-bit	15-bit		14-bit	Units
One LSB 0000 _H FFFF _H 7FFF _H	0.031 -1.9999 0 -1.0000		0.061 1.99994 0 1.00000	0.122 -1.9998 0 -1.0000	38 -	0.031 -0.99997 -1.00000 0	0.061 -0.9999 +1.0000 0		0.122 -0.99988 -1.00000 0	μA mA mA mA
		٧	OLTAGE OU	TPUT MODI	ES (WITH E)	CTERNAL OF	P-AMP)			
				Anal	og Output					
	Un	ipolar, 0 to +	10V		Bipolar, ±10\	,		Bipolar, ±5V		
Digital Input Code	16-bit	15-bit	14-bit	16-bit	15-bit	14-bit	16-bit	15-bit	14-bit	Units
One LSB 0000 _H FFFF _H 7FFF _H	153 +9.99985 0 +5.00000	305 +9.99969 0 +5.00000	610 +9.99939 0 +5.00000	305 +9.99969 -10.0000	610 +9.99939 -10.0000	1224 +9.99878 -10.0000	153 +4.99985 -5.0000	305 +4.99969 -5.0000	610 +4.99939 -5.0000	μV V V




FIGURE 4. Connection Diagram.

Gain Adjustment

Apply the digital input that gives the maximum positive output voltage. Adjust the gain potentiometer for this positive full scale voltage. See Table 1 for positive full scale voltages and Figure 4 for gain adjustment circuit connections.

INSTALLATION CONSIDERATIONS

This D/A converter family is laser-trimmed to 14-bit linearity. The design of the device makes the 16-bit resolution available. If 16-bit resolution is not required, bit 15 and bit 16 should be connected to $V_{\rm DD}$ through a single $Ik\Omega$ resistor.

Due to the extremely-high resolution and linearity of the D/A converter, system design problems such as grounding and contact resistance become very important. For a 16-bit converter connected for a +10V full-scale range, 1LSB is 153 μ V. With a load current of 5mA, series wiring and connector resistance of only 30m Ω will cause the output to be in error by 1LSB. To understand what this means in terms of a system layout, the resistance of #23 wire is about $0.021\Omega/ft$. Neglecting contact resistance, less than 18 inches of wire will produce a 1LSB error in the analog output voltage!

In Figures 5 and 6, lead and contact resistances are represented by R_1 through R_5 . As long as the load resistance R_L is constant, R_2 simply introduces a gain error and can be removed during initial calibration. R_3 is part of R_L , if the output voltage is sensed at Common, and therefore introduces no error. If R_L is variable, then R_2

should be less than $R_{Lmin}/2^{16}$ to reduce voltage drops due to wiring to less than 1LSB. For example, if R_{Lmin} is $5k\Omega$, then R_2 should be less than 0.08Ω . R_L should be located




FIGURE 5. Preferred External Op Amp Configuration.




FIGURE 6. Differential Sensing Output Op Amp Configuration.

as close as possible to the D/A converter for optimum performance. The effect of R_4 is negligible.

In many applications it is impractical to sense the output voltage at the common pad. Sensing the output voltage at the system ground point is permissible with the DAC7700 because the D/A converter is designed to have a constant return current of approximately 2mA flowing from Common. The variation in this current is under $20\mu A$ (with changing input codes), therefore R_4 can be as

large as 3Ω without adversely affecting the linearity of the D/A converter. The voltage drop across R_4 ($R_4 \times 2mA$) appears as a zero error and can be removed with the zero calibration adjustment. This alternate sensing point (the system ground point) is shown in Figures 5 and 6.

Figures 5 and 6 show two methods of connecting the current output model DAC7700 with external precision output op amps. By sensing the output voltage at the load resistor (i.e., by connecting R_F to the output of A_1 at R_L), the effect of R_1 and R_2 is greatly reduced. R_1 will cause a gain error but is independent of the value of R_L and can be eliminated by initial calibration adjustments. The effect of R_2 is negligible because it is inside the feedback loop of the output op amp and is therefore greatly reduced by the loop gain.

If the output cannot be sensed at Common or the system ground point as mentioned above, the differential output circuit shown in Figure 6 is recommended. In this circuit the output voltage is sensed at the load common and not at the D/A converter common as in the previous circuits. The value of R_6 and R_7 must be adjusted for maximum common-mode rejection at R_L . Note that if R_3 is negligible, the circuit of Figure 6 can be reduced to the one shown in Figure 5. Again the effect of R_4 is negligible.

The D/A converter and the wiring to its connectors should be located to provide optimum isolation from sources of RFI and EMI. The key concept in elimination of RF radiation or pickup is loop area; therefore, signal leads and their return conductors should be kept close together. This reduces the external magnetic field along with any radiation. Also, if a single lead and its return conductor are wired close together, they present a small flux-capture cross section for any external field. This reduces radiation pickup in the circuit.



DAC7701 DIE


Voltage Output 16-BIT DIGITAL-TO-ANALOG CONVERTER DIE

DESCRIPTION

The DAC7701KD is a complete 16-bit digital-toanalog converter that includes a precision buriedzener voltage reference and a low-noise, fast-settling output operational amplifier (voltage output models), all on one small monolithic chip. A combination of current-switch design techniques accomplishes not only 14-bit monotonicity over the entire specified temperature range but also a maximum end-point linearity error of $\pm 0.003\%$ of full-scale range.

Digital inputs are complementary binary coded and are TTL-, LSTTL-, 54/74C- and 54/74HC-compatible over the entire temperature range. Outputs of 0 to $\pm 10V$ and $\pm 10V$ are available.

DIE TOPOGRAPHY



Pad	Function	Pad	Function	
1	Bit 1 (MSB) Input	16	Bit 15 Input	Die size:
2	Bit 2 Input	17	Bit 16 Input	Die Size.
3	Bit 3 Input	18	$R_{FB} - 10k\Omega$	Bonding
4	Bit 4 Input	19	Voltage Output	Backside
5	Bit 5 Input	20	$R_{FB} - 10k\Omega$	Backside
6	Bit 6 Input	21	+5V Supply	
7	Bit 7 Input	22	Digital Ground	
8	Bit 8 Input	23	Analog Ground	
9	Bit 9 Input	24	Current Output	
10	Bit 10 Input	25	Bipolar Offset	
11	Bit 11 Input	26	Gain Adjust	
12	Bit 12 Input	27	+15V Supply	
13	-15V Supply	28	Reference Output	
14	Bit 13 Input	29	-15V Supply	
15	Bit 14 Input	30	Zener test point. Do not u	se.
				for the second of the second o

Die size: 153×120 mils Bonding pad size: 4×4 mils Backside contact: gold

ELECTRICAL PROBE LIMITS

At $T_A = +25$ °C and $\pm V_{CC} = 15V$, $V_{DD} = +5V$ unless otherwise noted.

MODEL				
PARAMETER	MIN	TYP	MAX	UNITS
INPUT				
DIGITAL INPUT				
Resolution			16	Bits
Digital Inputs		a galayaan san		R in the Aguston
ViH	+2.4		+Vcc	V
ViL	-1.0		+0.8	V .
I _{IH} , V _I = +2.7V			+40	μA
I_{iL} , $V_i = +0.4V$	<u> 2000 - </u>	-0.35	-0.5	mA
TRANSFER CHARACTE	RISTICS			15.3
ACCURACY				
Linearity Error ⁽²⁾	a revelopes	±0.0015	±0.003	% of FSR
Differential Linearity				
Error ⁽²⁾		±0.003	±0.006	% of FSR
Gain Error ⁽⁴⁾		±0.07	±0.15	%
Zero Error ^{(3) (5)}		±10	±20	mV
Monotonicity	. 14	15		Bits
OUTPUT	***		100	
Unipolar (CSB Code)		0 to +10		V
Bipolar (COB Code)		±10		V
Output Current		±5		mA
Output Impedance		0.15		Ω
Short Circuit to				100
Common Duration		Indefinite		
REFERENCE VOLTAGE				
Voltage	+6.0	+6.3	+6.6	V
Source Current				
Available for		1		
External Loads		+2.5	<u>, 4</u>	mA
POWER SUPPLY REQUI	REMENT	8		4
Voltage:				
+V _{cc}	11.4	15	16.5	٧
-V _{cc}	11.4	15	16.5	V
Voo	+4.5	+5	+16.5	V
Current (no load)]		
+V _{cc}		+16	+30	mA
−V _{cc}		-18	-30	mA
V _{DD}		+4	+8	mA
Power Dissipation		1 1		
$(V_{DD} = +5.0V)^{(8)}$		530	940	mW
TEMPERATURE RANGE		144		
Specification:	0	1	70	°C

PERFORMANCE CHARACTERISTICS

Parameters included are for design information and are not guaranteed or subject to test.

PARAMETER	MIN	TYP	MAX	UNITS
DRIFT(over				
specification				
temperature				
range)		F 34 54.		
Total Error		red Armin	a maril and	
Over				
Temperature	0.0		2011-0-1-0	factor of the second
Range (all				
models) ⁽⁹⁾		±.08	±0.15	% of FSR
Total Full Scale Drift:				
Unipolar models		±10	±30	ppm of FSR/°C
Bipolar models		±10	±25	ppm of FSR/°C
Gain Drift (all models)		±10	±25	ppm/°C
Zero Drift:				
Unipolar models		±2.5	±5	ppm of FSR/°C
Bipolar models		±5	±12	ppm of FSR/°C
Differential Linearity				
Over Temp. (2)			+0.009,	% of FSR
	Same		-0.006	

PERFORMANCE CHARACTERISTICS (CONT)

PARAMETER	MIN	TYP	MAX	UNITS
Linearity Error Over Temp. ⁽²⁾ Reference Temp- erature Coefficient	1		±0.006	% of FSR ppm/°C
SETTLING TIME (to ±0.003% of FSR) ⁽⁶⁾ Full Scale Step 2kΩ load		4	8	μsec
*1LSB Step at Worst-Case Code ⁽⁷⁾ Siew Rate		2.5 10		μsec V/μsec

NOTES: (1) All dice are 100% probe tested and guaranteed to meet the above probe limits. Due to possible wafer saw and assembly shifts, probe parameters are not guaranteed for assembled units. (2) ±0.0015% of full-scale range is equivalent to 1LSB in 16-bit resolution. ±0.003% of full-scale range is equivalent to 1LSB in 15-bit resolution. ±0.006% of full-scale range is equivalent to 1LSB in 14-bit resolution. (3) FSR means full-scale range and is 20V for the ±10V range, 10V for the 0 to +10V range, FSR is 2mA for the ±1mA range and the 0 to +2mA range. (4) Adjustable to zero with external trim potentiometer. Adjusting the gain potentiometer rotates the transfer function around the zero point. (5) Error at input code FFFF_h for CSB operation, 7FFF_h for COB operation. (6) Maximum represents the 3σ limit. Not 100% tested for this parameter. (7) At the major carry, 7FFF_h to 8000_h and 8000_h to 7FFF_h. (8) Power dissipation is an additional 40mW when V_O is operated at +15V. (9) With gain and zero errors adjusted to zero at +25°C.

ABSOLUTE MAXIMUM RATINGS

+Vcc to Common	0V, +18V
−V _{cc} to Common	0V, -18V
V _{DD} to Common	0V, +18V
Digital Data Inputs to Common	1V, +18V
Reference Out to Common Inde	finite Short to Common
External Voltage Applied to R _F	±18V
External Voltage Applied to D/A Output	5V to +5V
Vout Inde	finite Short to Common
Power Dissipation	1000mW
Storage Temperature	60°C to +150°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

PACKAGING

DAC7701KD dice are visually inspected to MIL-STD-883, Method 2010, Test Condition B, and are shipped in sealed carriers.

ORDERING INFORMATION

	DAC//UI K [
Basic Model Number -	
Grade/Temperature Range -	
K = 0°C to $+70$ °C	
Package Code -	
D = Die	

OPERATING INSTRUCTIONS

POWER SUPPLY CONNECTIONS

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram. $1\mu F$ tantalum capacitors should be located close to the D/A converter.

EXTERNAL ZERO AND GAIN ADJUSTMENT

Zero and gain may be trimmed by installing external zero and gain potentiometers. Connect these potentiometers as shown in the Connection Diagram and adjust as described below. TCR of the potentiometers should be $100 \text{ppm}/^{\circ}\text{C}$ or less. The $3.9 \text{M}\Omega$ and $270 \text{k}\Omega$ resistors ($\pm 20\%$ carbon or better) should be located close to the D/A converter to prevent noise pickup. If it is not convenient to use these high-value resistors, an equivalent "T" network, as shown in Figure 1, may be substituted in place of the $3.9 \text{M}\Omega$ part. A $0.001 \mu\text{F}$ to $0.01 \mu\text{F}$ ceramic capacitor may be needed from Gain Adjust to Common to reduce noise pickup. Refer to Figures 2 and 3 for the relationship of zero and gain adjustments to unipolar and bipolar D/A converters.

Zero Adjustment

For unipolar (CSB) configurations, apply the digital input code that produces zero voltage or zero current output and adjust the zero potentiometer for zero output.

For bipolar (COB) configurations, apply the digital input code that produces zero output voltage or current. See Table I for corresponding codes and the Connection Diagram, Figure 4, for zero adjustment circuit connections. Zero calibration should be made before gain calibration.




FIGURE 1. Equivalent Resistances.




FIGURE 2. Relationship of Zero and Gain Adjustments for Unipolar D/A Converters.




FIGURE 3. Relationship of Zero and Gain Adjustments for Bipolar D/A Converters.

TABLE I. Digital Input and Analog Output Relationships.

				VOLTAG	E OUTPUT N	IODES				
					Analog Outpu	t				
Digital	Unipolar, 0 to +10V			Bipolar, ±10V		Bipolar, ±5V]	
Input Code	16-bit	15-bit	14-bit	16-bit	15-bit	14-bit	16-bit	15-bit	14-bit	Units
One LSB	153	305	610	305	610	1224	153	305	610	μ٧
0000н	+9.99985	+9.99969	+9.99939	+9.99969	+9.99939	+9.99878	+4.99985	+4.99969	+4.99939	V
FFFFH	0	0	0	-10.0000	-10.0000	-10.0000	-5.0000	-5.0000	-5.0000	V
7FFF _H	+5.00000	+5.00000	+5.00000	0	0	0	0	0	0	V




FIGURE 4. Connection Diagram.

Gain Adjustment

Apply the digital input that gives the maximum positive output voltage. Adjust the gain potentiometer for this positive full scale voltage. See Table I for positive full scale voltages and Figure 4 for gain adjustment circuit connections.

INSTALLATION CONSIDERATIONS

This D/A converter family is laser-trimmed to 14-bit linearity. The design of the device makes the 16-bit resolution available. If 16-bit resolution is not required, bit 15 and bit 16 should be connected to $V_{\rm DD}$ through a single $Ik\Omega$ resistor.

Due to the extremely-high resolution and linearity of the D/A converter, system design problems such as grounding and contact resistance become very important. For a 16-bit converter connected for a +10V full-scale range, 1LSB is 153 μ V. With a load current of 5mA, series wiring and connector resistance of only 30m Ω will cause the output to be in error by 1LSB. To understand what this means in terms of a system layout, the resistance of #23 wire is about $0.021\Omega/ft$. Neglecting contact resistance, less than 18 inches of wire will produce a 1LSB error in the analog output voltage!

In Figure 5, lead and contact resistances are represented by R_1 through R_3 . As long as the load resistance R_L is constant, R_1 simply introduces a gain error and can be removed during initial calibration. R_2 is part of R_L , if the output voltage is sensed at Common, and therefore introduces no error. If R_L is variable, then R_1 should be less than $R_{Lmin}/2^{16}$ to reduce voltage drops due to wiring

to less than ILSB. For example, if R_{Lmin} is $5k\Omega$, then R_1 should be less than 0.08Ω . R_L should be located as close as possible to the D/A converter for optimum performance. The effect of R_3 is negligible.




FIGURE 5. Output Circuit for Voltage Models.

In many applications it is impractical to sense the output voltage at the common pad. Sensing the output voltage at the system ground point is permissible with the DAC770l because the D/A converter is designed to have a constant return current of approximately 2mA flowing from Common. The variation in this current is under $20\mu A$ (with changing input codes), therefore R_3 can be as large as 3Ω without adversely affecting the linearity of the D/A converter. The voltage drop across R_3 ($R_3 \times 2mA$) appears as a zero error and can be removed with the zero calibration adjustment. This alternate sensing

point (the system ground point) is shown in Figure 5.

The D/A converter and the wiring to its connectors should be located to provide optimum isolation from sources of RFI and EMI. The key concept in elimination of RF radiation or pickup is loop area; therefore, signal leads and their return conductors should be kept close together. This reduces the external magnetic field along with any radiation. Also, if a single lead and its return conductor are wired close together, they present a small flux-capture cross section for any external field. This reduces radiation pickup in the circuit.



INA101 DIE

Very-High Accuracy INSTRUMENTATION AMPLIFIER DIE


DESCRIPTION

The INA101 is a high accuracy, monolithic instrumentation amplifier. It consists of three precision operational amplifiers featuring a laser-trimmed thin-film resistor network. High input impedance,

Vos Trim A₁

low noise, very-low drift, and high accuracy give outstanding performance in demanding instrumentation applications.

DIE TOPOGRAPHY



Pad	Function	Pad	Function	
1	Output	8	A ₁ Output	Die Size: 120 $ imes$ 106 mils
2A	+V _{cc}	9	A₂ Output	Bonding Pad Size: 5 × 5 mils
2B	+V _{cc}	10	Gain Set A₂	
3	-Input	11	Gain Sense A ₂	Backside Contact: Gold
4	Gain Sense A ₁	12	+Input	*Do Not Connect
5	Gain Set A ₁	13A	-V _{cc}	20 1101 001111001
6	Vos Trim A ₁	13B	-Vcc	

NOTES: (1) The back of the die should not be used for the $-V_{cc}$ connection. (2) Bond from either pad 13A or pad 13B to $-V_{cc}$. (3) Bond from pad 2A and pad 2B separately to $+V_{cc}$.

Common

ELECTRICAL PROBE LIMITS(1)

At $T_{\text{DIE}} = +45\,^{\circ}\text{C}$ and $\pm V_{\text{CC}} = 15\text{V}$ unless otherwise specified.

			1		
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
GAIN EQUATION	Gain = 1 + (40k/R ₆)				
GAIN ERROR	Gain = 1 Gain = 10 Gain = 100 Gain = 1000			±0.1 ±0.2 ±0.25 ±0.5	% of FS % of FS % of FS % of FS
RATED OUTPUT Voltage Current	$V_0 = \pm 10V$	±10 ±5			V mA
OFFSET Input Stage vs Temperature vs Supply (PSR) Output Stage vs Temperature	G = 1000 G = 1000 G = 1	90	0.2	±100 ±4 ±600 ±30	μV μV/°C dB μV μV/°C
INPUT BIAS CURRENT		growing to strong		±30	nÃ
COMMON-MODE REJECTION	V _{IN} = ±10VDC G = 1 DC G = 1000	76 100			dB dB
POWER SUPPLY Voltage Current	Derated I _o = 0mADC	±5		±18 ±8.5	V mA


NOTES: (1) All dice are 100% probe tested and are guaranteed to meet the above probe limits. Due to possible wafer saw and assembly shifts, probe parameters are not guaranteed for assembled units. (2) +45°C is used to simulate die temperature of an assembled part at ambient temperature of +25°C.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	±18V
Input Voltage Range	
Differential Input Voltage	
Storage Temperature Range	−65°C to +150°C
Output Short-Circuit Duration	Continuous
Junction Temperature	+150°C

PACKAGING

INA101 dice are visually inspected to MIL-STD-883, Method 2010, Test Condition B and are shipped in sealed carriers.



Low Power High Accuracy INSTRUMENTATION AMPLIFIER DIE

DESCRIPTION

The INA102 is a high accuracy, monolithic instrumentation amplifier designed for signal conditioning applications where low quiescent power is desired. On-chip laser-trimmed thin-film resistors provide

excellent gain/temperature stability and excellent CMRR. Gains of 1, 10, 100, or 1000 may be conveniently selected by strapping appropriate pads together.

DIE TOPOGRAPHY

Pad	Function	Pad	Function	
1	Offset Adjust	10	Common	Die Size: 142 × 104 mils
2	× 10	11	Output	Bonding Pad Size: 5 × 5 mils
3	× 100	12	+V _{cc}	Backside Contact: Gold
4	× 1000	13	Filter	Backside Comact. Gold
5	× 1000 Gain Sense	14	-In	*Do Not Connect
6	Gain Sense	15	+In	**Glass covers the lower 1/3 of
7	Gain Set	16	Offset Adjust	this pad.
8	CMR Trim	17	A ₁ Output	tilis pau.
8 9	-V _{cc}	18	A₂ Output	

NOTE: The back of the die should not be used for the -Vcc connection.

ELECTRICAL PROBE LIMITS(1)

At $T_{DIE} = +25$ °C $\pm V_{CC} = 15$ V unless otherwise specified.

	기가까지에서 그 있는데 되었다.		INA102AD			
PARAMETER	CONDITIONS		TYP	MAX	UNITS	
GAIN EQUATION(2)	Externally Set		1 + (40k/R _G)		V/V	
PAD-STRAPPABLE GAINS			× 1, 10, 100, 1000		V/V	
GAIN ERROR ⁽²⁾	Gain = 1 = 10 = 100 = 1000			±0.1 ±0.1 ±0.25 ±0.75	% of FS % of FS % of FS % of FS	
RATED OUTPUT Voltage Current	V _o = 10V	±10 ±1			V mA	
OFFSET Input Stage Output Stage	G = 1000			±300 ±400	μV μV	
INPUT BIAS CURRENT		an araban makan be	e de la companya de l	50	nA	
COMMON MODE REJECTION	V _{IN} = ±10VDC G = 1 G = 1000	74 80			dB dB	
POWER SUPPLY Voltage Current	Derated Io = 0mADC	±3.5		±18 ±750	ν μ A	


NOTES: (1) All dice are 100% probe-tested and are guaranteed to meet the above probe limits. Due to possible wafer saw and assembly shifts, probe parameters are not guaranteed for assembled units. (2) If an external gain set resistor (R_c) is used for intermediate gains, it can be a major source of gain error. Gain error specifications are for pin-strapped gains only.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	±18V
Input Voltage Range, Differential & Common-n	node ±Vcc
Storage Temperature Range	65°C to +150°C
Output Short-Circuit Duration	Continuous
Junction Temperature	+150°C

PACKAGING

INA102 dice are visually inspected to MIL-STD-883, Method 2010, Test Condition B and are shipped in sealed carriers.





OPA27 DIE


Ultra-Low Noise Precision OPERATIONAL AMPLIFIER DIE

DESCRIPTION

The OPA27 is an ultra-low noise, high precision operational amplifier. It is an improved replacement for the industry-standard OP-27.

Laser-trimmed thin-film resistors provide excellent long-term stability and allow superior offset voltage compared to common zener-zap trim techniques.

A unique bias current cancellation circuit (patent pending) allows bias and offset current specifications to be met over the full -55°C to +125°C temperature range.



Pad Function

- 1 Offset Trim
- 2 Inverting Input
- 3 Noninverting Input
- 4 Negative Supply and Substrate

Pad Function

- 5 None
- 6 Output
- 7 Positive Supply
- 8 Offset Trim

Die Size: 99 × 61 mils

Bonding Pad Size: 5 × 5 mils

Backside Contact: Gold

ELECTRICAL PROBE LIMITS"

At $T_{DIE} = +25$ °C and $\pm V_{CC} = 15$ V unless otherwise specified.

		OPA27CD/OPA27GD			
PARAMETER	CONDITIONS	MIN TYP		MAX	UNITS
OFFSET VOLTAGE Input Offset Voltage Average Drift Supply Rejection	±V _{cc} = 4V to 18V	95	±0.3	±60	μV μV/°C dB μV/V
BIAS CURRENT Input Bias Current Input Offset Current	নাল । প্ৰতিক্ৰম ক্ষেত্ৰ			±80 75	nA nA
VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection	V _{IN} = ±10VDC	100	±11		V dB
OPEN-LOOP GAIN, DC Open-Loop Voltage Gain	R _L ≥ 2kΩ	118			dB
RATED OUTPUT Voltage Output Short-Circuit Current	$R_L \ge 2k\Omega$ $R_L \ge 600\Omega$	±11.5 ±10.0 ±17		±60	V V mA
POWER SUPPLY Current, Quiescent	I _O = 0mADC			±5.7	mA

NOTE: (1) All dice are 100% probe tested and are guaranteed to meet the above probe limits. Due to possible wafer saw and assembly shifts, probe parameters are not guaranteed for assembled units.


ABSOLUTE MAXIMUM RATINGS

Supply Voltage	
Input Voltage(1)	±22VDC
Differential Input Voltage 2	
Differential Input Current(2)	±25mA
Storage Temperature Range	65°C to +150°C
Output Short Circuit Duration	Continuous
Junction Temperature	+150°C

(1) For supply voltages less than $\pm 22V$, the absolute maximum input voltage is equal to the supply voltage. (2) The inputs are protected by back-to-back diodes. Current limiting resistors are not used in order to achieve low noise. If differential input voltage exceeds $\pm 0.7V$, the input current should be limited to 25mA.

PACKAGING

OPA27 dice are visually inspected to MIL-STD-883, Method 2010, Test Condition B and are shipped in sealed carriers.



OPA37 DIE

Ultra-Low Noise Precision OPERATIONAL AMPLIFIER DIE


DESCRIPTION

The OPA37 is an ultra-low noise, high precision operational amplifier. It is an improved replacement for the industry-standard OP-37.

Laser-trimmed thin-film resistors provide excellent long term stability and allow superior offset voltage compared to common zener-zap trim techniques.

A unique bias current cancellation circuit (patent pending) allows bias and offset current specifications to be met over the full -55°C to +125°C temperature range.

The uncompensated OPA37 requires a gain ≥5 for loop stability.



Pad	Function	Pad	F	
1	Offset Trim	5	N	
2	Inverting Input	6	0	
3	Moninverting Input	7	D.	

3	Noninverting Input
4	Negative Supply
	and Substrate

Pad	Function	
5	None	
6	Output	

Positive Supply Offset Trim

Die Size: 99 × 61 mils

Bonding Pad Size: 5 × 5 mils

Backside Contact: Gold

ELECTRICAL PROBE LIMITS"

At $T_{DIE} = +25$ °C and $\pm V_{CC} = 15$ V unless otherwise specified.

		OPA37CD/OPA37GD			
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
OFFSET VOLTAGE Input Offset Voltage Average Drift Supply Rejection	±V _{CC} = 4V to 18V	95	±0.3	±60	μV μV/°C dB μV/V
BIAS CURRENT Input Bias Current Input Offset Current				±80 75	nA nA
VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection	V _{IN} = ±10VDC	100	±11		V dB
OPEN-LOOP GAIN, DC Open-Loop Voltage Gain	R _L ≥ 2kΩ	118			dB
RATED OUTPUT Voltage Output Short-Circuit Current	R _L ≥ 2kΩ R _L ≥ 600Ω	±11.5 ±10.0 ±17		±60	V V mA
POWER SUPPLY Current, Quiescent	I _O = 0mADC			±5.7	mA

NOTE: (1) All dice are 100% probe tested and are guaranteed to meet the above probe limits. Due to possible wafer saw and assembly shifts, probe parameters are not guaranteed for assembled units.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	
Differential Input Voltage(1)	
Differential Input Current(1)	±25mA
Input Voltage Range ⁽²⁾	±22VDC
Storage Temperature Range	65°C to +150°C
Output Short Circuit Duration	Continuous
Junction Temperature	+150°C

(1) The inputs are protected by back-to-back diodes. Current limiting resistors are not used in order to achieve low noise. If differential input voltage exceeds ±0.7V, the input current should be limited to 25mA. (2) For supply voltages less than ±22V, the absolute.maximum input voltage is equal to the supply voltage.

PACKAGING

OPA37 dice are visually inspected to MIL-STD-883, Method 2010, Test Condition B and are shipped in sealed carriers.

	OPA37 X D
Basic model number	
Grade/temperature range $C = -55$ °C to $+125$ °C	
G = -25°C to $+85$ °C	
Package code — — — — — — — — — — — — — — — — — — —	



OPA111 DIE

Precision Dielectrically-Isolated FET **Difet™* OPERATIONAL AMPLIFIER DIE


DESCRIPTION

The OPA111 is a precision monolithic dielectricallyisolated FET (*Differ*) operational amplifier.

Noise, bias current, voltage offset, drift, open-loop gain, common-mode rejection, and power supply rejection are superior to BIFET® amplifiers.

Very-low bias current is obtained by dielectric isolation with on-chip guarding. Laser-trimming of thin film resistors gives very-low offset and drift. Extremely-low noise is achieved with new circuit design techniques (patent pending). A new cascode design allows high precision input specifications and reduced susceptibility to flicker noise.

DIE TOPOGRAPHY



Pad	Function	Pad	Function	
1	Offset Trim	5	Offset Trim	Die Size: 96 × 71 mils
2	Inverting Input	ut 6 Output	Output	Bonding Pad Size: 5 × 5 mils
3	3 Noninverting Input 4 Negative Supply	7	Positive Supply	
4		8	Substrate*	Backside Contact: Gold

^{*}This dielectrically-isolated substrate is normally connected to common.

Difet ** Burr-Brown Corp. BIFET® National Semiconductor Corp.

ELECTRICAL PROBE LIMITS"

At $T_{DIE} = \pm 25$ °C and $\pm V_{CC} = 15$ V unless otherwise specified. Pad 8 connected to common.

			OPA111AD		
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
OFFSET VOLTAGE Input Offset Voltage Average Drift Supply Rejection	$V_{CM} = 0VDC$ $T_{DIE} = +25^{\circ}C$ to $+85^{\circ}C$ $\pm V_{oc} = 5V$ to $15V$	86		±500 ±15	μV μV/°C dB μV/V
BIAS CURRENT Input Bias Current	V _{CM} = 0VDC T _{DIE} = +85°C T _{DIE} = +25°C		±0.8	±750	pA pA
VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection	V _{IN} = ±10VDC	±10 86			V dB
OPEN-LOOP GAIN, DC Open-Loop Voltage Gain	$R_L \ge 2k\Omega$	105			dB
RATED OUTPUT Voltage Output Short-Circuit Current	$R_L = 2k\Omega$	±10 ±10		±60	V mA
POWER SUPPLY Current, Quiescent	Io = 0mADC			±4.5	mA


NOTE: (1) All dice are 100% probe tested and are guaranteed to meet the above probe limits. Due to possible wafer saw and assembly shifts, probe parameters are not guaranteed for assembled units.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	±18VDC
Differential Input Voltage	
Input Voltage Range	±18VDC
Storage Temperature Range	65°C to +150°C
Output Short Circuit Duration	Continuous
Junction Temperature	+175°C

PACKAGING

OPAIII dice are visually inspected to MIL-STD-883, Method 2010, Test Condition B and are shipped in sealed carriers.





OPA2111 DIE

Precision Dielectrically-Isolated FET *Difet*™ DUAL OPERATIONAL AMPLIFIER DIE


DESCRIPTION

The OPA2111 is a precision dual monolithic dielectrically-isolated FET (*Difee*¹¹¹) operational amplifier

Noise, bias current, voltage offset, drift, open-loop gain, common-mode rejection, and power supply rejection are superior to BIFET® amplifiers.

Very-low bias current is obtained by dielectric isolation with on-chip guarding.

Laser-trimming of thin film resistors gives very-low offset and drift. Extremely-low noise is achieved with new circuit design techniques (patent pending). A new cascode design allows high precision input specifications and reduced susceptibility to flicker noise.



Pad Function

- 1 Output A
- 2 Inverting Input A
- 3 Noninverting Input A
- 4 Negative Supply

Pad Function

- 5 Noninverting Input B
- 6 Inverting Input B
- 7 Output B
 - Positive Supply

Die Size: 138×84 mils

Bonding Pad Size: 5×5 mils

Backside Contact: Gold

NOTE: This dielectrically-isolated substrate is normally connected to positive supply or left floating.

Difet™ Burr-Brown Corp. BIFET® National Semiconductor Corp.

ELECTRICAL PROBE LIMITS"

At $T_{DIE} = +25$ °C and $\pm V_{CC} = 15$ V unless otherwise specified.

			OPA2111AD	outstand of the second	
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
OFFSET VOLTAGE Input Offset Voltage Average Drift Supply Rejection	$V_{CM} = 0VDC$ $T_{DIE} = +25^{\circ}C \text{ to } +85^{\circ}C$ $\pm V_{CC} = 10V \text{ to } 18V$	84		±500 ±15	μV μV/°C dB μV/V
BIAS CURRENT Input Bias Current	V _{CM} = 0VDC T _{DIE} = +85°C T _{DIE} = +25°C		±2	±1,	nA pA
VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection	V _{IN} = ±10VDC	±10 88			V dB
OPEN-LOOP GAIN, DC Open-Loop Voltage Gain	$R_L \ge 2k\Omega$	105			dB
RATED OUTPUT Voltage Output Short-Circuit Current	$R_L = 2k\Omega$	±10 ±10		±60	V mA
POWER SUPPLY Current, Quiescent	I _O = 0mADC			±9	mA

NOTE: (1) All dice are 100% probe tested and are guaranteed to meet the above probe limits. Due to possible wafer saw and assembly shifts, probe parameters are not guaranteed for assembled units.

ABSOLUTE MAXIMUM RATINGS

±18VDC
±36VDC
±18VDC
65°C to +150°C
Continuous
+175°C

PACKAGING

OPA2111 dice are visually inspected to MIL-STD-883, Method 2010, Test Condition B and are shipped in sealed carriers.

	OPA2111 A D
Basic model number	
Grade/temperature range	
$A = -25^{\circ}C \text{ to } +85^{\circ}C$	
Package code	

VFC32 DIE


Voltage-to-Frequency and Frequency-to-Voltage CONVERTER DIE

DESCRIPTION

The VFC32 is a monolithic voltage-to-frequency converter circuit including precision input integrator op amp, comparator, one-shot, and switched current

source. It is capable of accurate voltage-to-frequency and frequency-to-voltage conversion at frequencies to 500kHz.

DIE TOPOGRAPHY



Pad	Function	Pad	Function	
1	Inverting Integrator	11	Common	Die Size: 89×72 mils (2.26 \times 1.83mm)
	Input	12	+V _{cc}	Bonding Pad Size: 5×5 mils (0.127 \times
4	−V _{CC}	13	Vout	0.127mm)
5	One-shot Capacitor	14	Noninverting	Backside Contact: Gold
7	fout		Integrator Input	Backside Comact. Gold
10	Comparator Input	*	DO NOT CONNECT	

NOTE: The junction-isolated substrate is connected to $-V_{cc}$. Any electrical connection to the back side must be returned to the die's $-V_{cc}$ connection.

ELECTRICAL PROBE LIMITS(1)

At $T_{DIE} = +25$ °C and $\pm V_{CC} = 15$ V unless otherwise noted.

			VFC32BD		
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT8
V/F TRANSFER FUNCTION Input Range Gain Error Nonlinearity Gain Drift Maximum Operating Frequency	f = 10kHz f = 10 kHz f = 10 kHz	0	5 0.005 50	0.25 500	mA % % ppm/°C kHz
INTEGRATOR AMPLIFIER Vos Vos Drift Is Inverting Input Noninverting Input CM Range Vour Range		-10 0	1 5 20 100	4 100 250 0 10	mV μV/C nA nA V
OPEN COLLECTOR OUTPUT Vol.	l _{out} = 8mA		0.2 0.01	0.4 2	V μ A
POWER SUPPLY Operating Range Quiescent Current		±11	5.5	±20 6.5	V mA


NOTE: (1) All dice are 100% probe tested to the above specification limits. Due to possible wafer saw and assembly shifts, parameters are not guaranteed for assembled units.

ABSOLUTE MAXIMUM RATINGS

Power Supply Voltage	±22\
Four Currrent Sink	50mA
Output Current, Vout	20m/
Input Voltage, ±In	±Va
Comparator Input	±Va
Temperature Range, Storage	65°C to 150°C

PACKAGING

Die are visually inspected to MIL-STD-883, method 2010, Test condition B. and are shipped in sealed carriers.






XTR110 DIE

Precision VOLTAGE-TO-CURRENT CONVERTER/TRANSMITTER DIE

DESCRIPTION

The XTR110 is a precision monolithic voltage-tocurrent converter. It can convert standard 0V to +10V or 0V to +5V inputs into 4mA to 20mA, or 5mA to 25mA outputs. The required external MOS transistor keeps heat outside the die to optimize performance under all output conditions. The XTR110 features a precision +10V reference output. The XTR110 can be used as a current-mode transmitter or a programmable current source.

DIE TOPOGRAPHY



Pad	Function	Pad	Function	
1	Source Resistor	9	16mA Span	Die Size: 109 × 78 mils
2	Common	10	4mA Span	Bonding Pad Size: 5 × 5 mils
3	V _{REF} In	11	V _{REF} Adjust	
4	V _{IN 1} (10V)	12	V _{REF} Sense	Backside Contact: Gold
5	V _{IN 2} (5V)	13	Source Sense	*Do Not Connect
6	Offset Adjust	14	Gate Drive	
7	Offset Adjust	15	Vers Force	

NOTE: The back of the die should not be used for the common connection.

16

Span Adjust

International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

+V_{cc}

ELECTRICAL PROBE LIMITS(1)

At $T_{DIE} = +25^{\circ}C$ and $+V_{CC} = 24V$ and $R_L = 250\Omega$ unless otherwise specified.

			XTR110AD		
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
TRANSFER FUNCTION	I _O = 10[(V _{REF} IN/16) + (V _{IN 1} /4) + V _{IN 2} /2)]/R _{SPAN}				
INPUT RANGE V _{IN 1} V _{IN 2}	I _o = Specified Range	0 0		+10 +5	V
OUTPUT CURRENT	(2)	4		20	mA
OFFSET CURRENT ERROR	(2) (3) I _O = 4mA			±0.4	% of Span
SPAN ERROR ⁽⁴⁾	(2) (3) I _O = 20mA			±0.6	% of Span
NONLINEARITY	4mA ≤ I _o ≤ 20mA		±0.005	±0.025	% of Span
VOLTAGE REFERENCE Output Voltage Output Current ⁽⁵⁾	No Load	+9.95 +10	+10	+10.05	V mA
Power Supply Voltage Current	Excluding lo	+13.5		+40 +4.5	V mA


NOTES: (1) All die are 100% probe tested at wafer level and are guaranteed to meet the above probe limits. Due to possible wafer saw and assembly shifts, probe parameters are not guaranteed for assembled units. (2) Including internal reference. External transistor is required. (3) Offset current and span error are strong functions of wire bond resistance and package internal interconnect resistance. The die have been trimmed for optimum results when 1-mil aluminum wire is used in a 16-pin side brazed package or equivalent. Consult Burr-Brown for recommended layout. (4) Span is the change in output current resulting from a full scale change in input voltage. (5) Reference current drive can be extended by using an external NPN transistor.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	+40V
Input Voltage Range	+V _{cc}
Storage Temperature Rang	e65°C to +150°C
Output Short-Circuit Durat	ion Gate
Drive and VREF Force	Continuous to common and +Vcc
Output Current Using Inter	rnal 50Ω resistor 40mA
Junction Temperature	+150°C

PACKAGING

XTR110 die are visually inspected to MIL-STD-883, Method 2010, Test Condition B and are shipped in sealed carriers.



	Appendix and the second	and the first of the second of	
			The second secon
			그 그 이 항 얼마를 하게 모든데 되었다.
ikan perjaman di menganan di Karawan di Lawaran di Kabupatèn di Kabupatèn di Kabupatèn di Kabupatèn di Kabupatèn di Kabupatèn di Kabupatèn Kabupatèn di Kabupatèn di Kabupat			

U.S. SALES DIRECTORY

For all Burr-Brown products:

BURR-BROWN OFFICES

ARIZONA (Home Office) International Airport Industrial Park P.O. Box 11400 Tucson 85734-1400 Tel. 602-746-1111 TWX 910-952-1111 Telex 66-6491

CALIFORNIA (Northern) 1975 Hamilton Avenue San Jose 95125 Tel. 408-559-8600 EZ Link 62536980

CALIFORNIA (Southern) 28310 Roadside Drive Suite 112 Agoura 91301 Tel. 818-991-8544 805-496-7581 TWX 910-336-1684

2001 F. Fourth Street Suite 104 Santa Ana 92705 Tel. 714-835-0712 TWY 910-595-1711

COLORADO 504 W. Eisenhower Suite 100 Loveland 80537 Tel 303-663-4440 TWX 910-930-9028

ILLINOIS 33 N. Addison Road Suite 102 Addison 60101 Tel. 312-832-6520

TWX 910-254-1431

MASSACHUSETTS 83 Cambridge Street Suite 3C **Burlington 01803** Tel. 617-273-9022 TWY 710-325-1748

MICHIGAN 23550 Haggerty Road Farmington 48024 Tel. 313-474-6533 Telex 23-5238

NEW YORK (Metro Area) 984 N. Broadway Suite 308 Yonkers 10701 Tel. 914-964-5252 TWX 710-560-0042

72 N. High Street **Dublin 43017** Tel. 614-764-9764 TWX 910-997-0002 F7 | lok 62124220

TEXAS (Northern) 1700 Eastgate Drive Suite 121 Garland 75041 Tel. 214-681-5781 TWX 910-860-5511

TEXAS (Southern) **6901 Corporate Drive** Suite 221 Houston 77036 Tel. 713-988-6546 TWX 910-881-7152

WASHINGTON 330 112th N.E. Suite 100 Believue 98004 Tel. 206-455-2611 TWX 910-443-3032

For Data Acquisition/Control Systems (SCADAR Series 10):

SALES REPRESENTATIVES

ALABAMA

C. B. Metcalf Co. 205-956-6006

ALASKA

(see Washington)

ARIZONA

(see Home Office above)

CALIFORNIA (Northern) Industrial Measurement

& Control 415-837-2000

CALIFORNIA (Southern) Marketing Services Co. 714-978-0721 Anaheim

619-457-9654 San Diego **CONNECTICUT (Northern)**

CONNECTICUT (Southern)

(see New York City) DELAWARE

(see Massachusetts)

G. L. Williams Associates 609-428-6060

FLORIDA C. B. Metcalf Co.

904-968-5500

HAWAII (see Southern California)

IDAHO (Western) (see Oregon)

ILLINOIS Durkin Equipment Co. (314) 291-0000

PVA Corn

312-579-9300

INDIANA PVA Corp. 312-579-9300

Busch Electronics 612-835-2044

Durkin Equipment Co. 314-291-0000

PVA Corp. 312-579-9300

Durkin Equipment Co. 913-383-2230

LOUISIANA Baro Controls of LA, Inc.

504-292-7674

(see Massachusetts)

MASSACHUSETTS Spang Controls Co., Inc. 617-438-7985

MICHIGAN

Automatic Controls Co. 313-533-8890

Stapleman Corp.

414-352-5777 MINNESOTA

Busch Electronics 612-835-2044

MISSISSIPPI (Northern) C. B. Metcalf Co.

904-968-5500 MISSISSIPPI (Southern)

Baro Controls of LA, Inc. 504-292-7674

MISSOURI Durkin Equipment Co.

314-291-0000 MONTANA

(see Washington)

NEBRASKA (see Missouri)

NEVADA (Southern) (see Southern California)

NEVADA (Western) (see Northern California)

NEW HAMPSHIRE (see Massachusetts)

NEW JERSEY (Northern) (see New York City)

NEW JERSEY (Southern) G. L. Williams Associates 609-428-6060

NEW MEXICO Vermillion Co.

505-883-3668 **NEW YORK**

Radiation Electronics 914-937-2300 New York City

Robert F. Lamb Co. 518-869-3355 Albany 716-874-4900 Buffalo 716-323-1250 Rochester 315-455-2469 Syracuse

NORTH DAKOTA

(see Minnesota)

OHIO (Northern) (see Dublin, Ohio above)

OHIO (Southern) Alpha Controls, Inc. 513-874-2000

OKLAHOMA

Acudata, Inc. 405-743-1886

OREGON

Fry Controls, Inc. 503-226-2620

PENNSYLVANIA (Eastern) (see Southern New Jersey)

PENNSYLVANIA (Western) **Greye Glass Associates** 412-366-6664

RHODE ISLAND (see Massachusetts)

SOUTH DAKOTA

(see Minnesota)

Acudata, Inc. 512-478-1018 Austin

713-580-2451 Houston 214-424-3567 Plano

VERMONT

Spang Controls Co., Inc. 617-438-7985

WASHINGTON

Fry Controls, Inc. 206-282-9270

WEST VIRGINIA (Northern) (see Western Pennsylvania)

WEST VIRGINIA (Southern) (see Southern Ohio)

WISCONSIN (Eastern) Stapleman Corp.

414-352-5777

WISCONSIN (Western) (see Minnesota)

For Microcomputer I/O Systems:

SALES REPRESENTATIVES

AL ARAMA

C. B. Metcalf Co. 205-956-6006

ARIZONA

(see Home Office above)

CALIFORNIA (Northern) Industrial Measurement

& Control

415-837-2000

CALIFORNIA (Southern)

Marketing Services Co. 714-978-0721 Anaheim 619-457-9654 San Diego

CONNECTICUT (Northern) (see New Hampshire)

CONNECTICUT (Southern) (see New York City)

DEL AWARE

G. L. Williams Associates 609-428-6060

FLORIDA

C. B. Metcalf Co. 904-968-5500

HAWAII

(see Southern California)

(see Washington)

ILLINOIS

Durkin Equipment Co. 314-291-0000

PVA Corp. 312-579-9300

INDIANA (see Illinois)

Busch Electronics 612-835-2044

Durkin Equipment Co. 314-291-0000

PVA Corp. 312-579-9300

KANSAS

Durkin Equipment Co. 913-383-2230

LOUISIANA

Baro Controls of LA. Inc. 504-292-7674

MAINE

(see New Hampshire)

MASSACHUSETTS (see New Hampshire)

Automatic Controls Co. 313-533-8890

Stapleman Corp. 414-352-5777

MINNESOTA

Busch Electronics 612-835-2044

MISSISSIPPI (Northern)

C. R. Metcalf Co. 904-968-5500

MISSISSIPPI (Southern) Baro Controls of LA, Inc. 504-292-7674

MISSOURI

Durkin Equipment Co. 314-291-0000

NEBRASKA (see Missouri)

NEVADA (Southern)

(see Southern California) **NEVADA (Western)** (see Northern California)

NEW HAMPSHIRE

Bell Controls, Inc. 603-882-6984

NEW JERSEY (Northern) (see New York City)

NEW JERSEY (Southern) G. L. Williams Associates 609-428-6060

NEW MEXICO Vermillion Co. 505-883-3668

NEW YORK

Radiation Electronics 914-937-2300 New York City

Robert F. Lamb Co. 518-869-3355 Albany 716-874-4900 Buffalo 716-323-1250 Rochester 315-455-2469 Syracuse

NORTH DAKOTA (see Minnesota)

OHIO (Northern) (see Dublin, Ohio above)

OHIO (Southern) Alpha Controls, Inc. 513-874-2000

OKI AHOMA

Acudata, Inc. 405-743-1886

OREGON (see Northern California)

PENNSYLVANIA (Eastern) (see Southern New Jersey) PENNSYLVANIA (Western) **Greye Glass Associates** 412-366-6664

RHODE ISLAND (see New Hampshire)

SOUTH DAKOTA (see Minnesota)

TEXAS

Acudata, Inc. 512-478-1018 Austin 713-580-2451 Houston 214-424-3567 Plano

VERMONT

(see New Hampshire)

WASHINGTON

(see Bellevue, Wash. above)

WEST VIRGINIA (Northern) Greye Glass Associates 412-366-6664

WEST VIRGINIA (Southern) (see Southern Ohio)

WISCONSIN (Eastern) Stapleman Corp. 414-352-5777

WISCONSIN (Western) (see Minnesota)

For Microcircuits, Microterminals, and Personal Computer Instrumentation: SALES REPRESENTATIVES

ALABAMA

(see Florida)

ARIZONA (see Home Office above)

ARKANSAS

(see Garland, Texas above)

CONNECTICUT (see New York)

Conley & Associates, Inc. 305-365-3283 Orlando

GEORGIA

(see Florida) HAWAII

(see Southern California)

Rep Associates Corp. 319-373-0152

KANSAS

BC Electronic Sales 913-342-1211 Kansas City 316-722-0104 Wichita

KENTUCKY

(see Ohio)

LOUISIANA (Northern) (see Garland, Texas)

LOUISIANA (Southern) (see Houston, Texas)

(see Massachusetts)

MARYLAND

Marktron, Inc. 301-628-1111 Hunt Valley 301-251-8990 Rockville

MINNESOTA

Electronic Sales Agency, Inc. 612-884-8291

MISSISSIPPI (see Florida)

BC Electronic Sales 314-291-1101

MONTANA (see Utah)

NEBRASKA

(see Kansas)

NEVADA (Northern) (see Northern California)

NEVADA (Southern) (see Southern California)

NEW HAMPSHIRE (see Massachusetts)

NEW JERSEY (see New York)

NEW MEXICO

Thorson Desert States, Inc.* 505-293-8555

NEW YORK

Advanced Components Corp.

716-544-7017 Rochester

315-853-6438 Clinton 607-785-3191 Endicott 315-699-2671 N. Syracuse

NORTH CAROLINA Murcota Corporation 919-722-9445

NORTH DAKOTA (see Minnesota)

OHIO (Northeastern) K-T DEPCO Marketing

216-442-6200 **OKLAHOMA**

(see Garland, Texas above)

PENNSYLVANIA (Eastern) QED Electronics, Inc. 215-657-5600

PENNSYLVANIA (Western) K-T DEPCO Marketing

412-367-1011 RHODE ISLAND (see Massachusetts)

SOUTH CAROLINA (see North Carolina)

SOUTH DAKOTA (see Minnesota)

TENNESSEE

(see Florida) UTAH

Aspen Sales

801-467-2401 VERMONT

(see Massachusetts)

VIRGINIA Marktron, Inc.

301-251-8990

WASHINGTON, D.C. (see Maryland)

WEST VIRGINIA (see Ohio)

WISCONSIN (Eastern) (see Illinois)

WISCONSIN (Western) (see Minnesota)

WYOMING (see Utah)

⁷¹⁶⁻⁸⁸⁹⁻¹⁴²⁹ Scottsville * Microcircuits only.

INTERNATIONAL SALES DIRECTORY

BURR-BROWN OFFICES

Burr-Brown International Overseas Marketing Corp. Cassiobury House

11/19 Station Road Watford WD1 1EA Hertfordshire, England Tel. (0923) 46759 Telex 922481

Burr-Brown International Publications and Distributors Co.

P.O. Box 7735 1117 ZL Schiphol The Netherlands Tel. 020 470 590 Telex 13024

Burr-Brown Ltd.

(Scotland manufacturing facility) Simpson Parkway, Kirkton Campus Livingston, West Lothian EH54 7BG Tel. (0506) 414 445 Telex 727484 AUSTRIA Niederlassung Osterreich Burr-Brown Research Gesm.b.H. Senefeldergasse 11 A-1100 Wien Tel. 0222/62 63 71

Telex 13477 BELGIUM

Telex 13024

Betriown International B.V. Avenue Coghen 118 B/1180 Bruxelles Tel. (02) 347-44-30 Telex 62805

THE NETHERLANDS Burr-Brown International B.V. P.O. Box 7735 1117 ZL Schiphol, Holland Tel. 020-470590

FRANCE
Burr-Brown International S.A.
18 Avenue Dutartre
F-78150 LeChesnay

F-78150 LeChesnay Tel. (01)954-35-58 Telex 696372F ITALY Burr-Brown international S.r.I. Via Zante, 14 20138 Milano Tel. (02) 506 52 28 Telex 316246

JAPAN

Burr-Brown Japan Ltd. Natural House Building 14-15, 6-chome, Akasaka Minato-ku, Tokyo Tel. (03)586-8141 Telex 78125911

Osaka: Tel. (06)305-3287

SWEDEN Burr-Brown International AB Kanalvägen 5 194 61 Upplands Väsby Tel. 0760-93010

SWITZERLAND Burr-Brown AG Weingartenstr. 9 CH-8803 Rueschlikon/Zürlch Tel. (01)724-0928 Telex 59880 UNITED KINGDOM Burr-Brown International Ltd. Cassiobury House 11/19 Station Road Wattord WD1 1EA Hertfordshire, England Tel. (0923) 33837 Telex 922481

WEST GERMANY Burr-Brown International GmbH Weldacher Strasse 26 D-7024 Filderstadt 1 Tel. 0711/70 10 25 Telex 7255350

Büro Bremen: Tel. 0421/25 39 31 Büro Duesseldorf: Tel. 02154/84 45 Büro Erlangen: Tel. 09131/42728 Büro Frankfurt: Tel. 06081/71564 Büro Muenchen: Tel. 089/61 77 37

SALES REPRESENTATIVES

AUSTRALIA

Kenelec (AUST) Pty. Ltd. 48 Henderson Road, Clayton Victoria, 3168 Tel. (03) 560 1011 Telex 35703

CANADA

Allan Crawford Associates 5835 Coopers Avenue Mississauga, Ontario L4Z 1Y2 Tel. (416) 890-2010 Telex 06-961234

DENMARK

MER-EL A/S Ved Klaedebo 18 DK-2970 Hoersholm Tel. (02) 57 10 00 Telex 37360

FINLAND

Perel Oy Kehäkuja 6 SF05830 Hyvinkää 3 Tel. (9) 14 21600 Telex 15117 PEREL SF

GREECE

Macedonian Electronics, S.A. PO Box 10240 54110 Thessaloniki Tel. 306 800 Telex 412584 HONG KONG

Schmidt & Co. (HK) Ltd. 18th Floor, Great Eagle Centre 23 Harbour Road, Wanchai Tel. 5-8330222 Telex 74766 SCMCHX

HUNGARY

Siex Elektronikelemente GmbH Marlenbader Str 42 Postfach 1365 D-8250 Zirndorf West Germany Tel. 911 60914 Telex 623486

INDIA

Oriole Services & Consultants PVT Ltd. P.B. No. 9275 4, Kurla Industrial Estate Ghatkopar, Bombay 400 086

Tel 5122973-74-75 Telex 1171022

ISRAEL

Racom Electronics Co. Ltd. P. O. Box 21120 Tel-Aviv 61210 Tel. 03 491922 Telex 33808

REPUBLIC OF KOREA

Oyang Corporation CPO Box 3285 126-6 Sangandong Chongroku, Seoul Tel. 725-6991 Telex 22679 **NEW ZEALAND**

McLean Info Tech Ltd. P. O. Box 9464, Newmarket Auckland 1 Tel. 501 801 Telex 21570

NORWAY

H.C.A. Melbye A/S Postboks 8 Haugenstua N-OSLO 9 Tel. (02) 10 60 50 Telex 71860

PORTUGAL Telectra P.O. Box 2531 Lisbon 1 Tel. 686072

RUMANIA/BULGARIA

Empexion, Ltd.
Falcon House, Littlers Close
Colliers Wood
London SW19 2RE, England
Tel. 01-543-0911
Teley 928472

SINGAPORE

Microtronics Assoc. PTE LTD 8 Lorong Bakar Batu 03-01 Kolam Ayer Ind. Park, 1334 Tel. 748-1835 Telex 34929 SOUTH AFRICA

Advanced Semiconductor Devices (PTY) Ltd. P.O. Box 2944 Johannesburg 2000 Tel. 802-5820 Telex 960 4-28201

SPAIN

Unitronics, S.A. Torre de Madrid (Planta 12, Oficina 9) Madrid Tel. 242-5204 Telex 22596

TAIWAN


Alpha Precision Instr. Corp. 2nd Floor, Express Building 56-1 Nan King E. Road, Sec. 4 Taipei, R.O.C. Tel. (02) 7528237 Telex 25138


TURKEY

Burc A/S P.O. Box 39 Bakanlikar, Ankara Tel. 250300 Telex 43430 Sego TR

YUGOSLAVIA

Elektrotehna Ljubljana TOZD Elzas Titova 81 Ljubljana 61000 Tel. 061 329745 Telex 31767





BURR-BROWN®

